
									RI	EVIS	ION	s						_						
LTR						DES	CRIP	TIOI	4								DA	ГЕ (YI	R-MO	·DA)	,	\PPR	OVE	)
REV																								
SHEET																								
REV																								
SHEET	2 23				<u> </u>	L		<u> </u>								L_								
REV STATUS	P	ΕV			<u> </u>					<u> </u>														
OF SHEETS	s	HEET		1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21
STANDAR MILITA DRAWI THIS DRAWING IS	RY NG S AVAIL	ABLE			CKE		, (). La.			241	ne le		ICRO /O S	CIRC	UIT,	L I N ONOL	EAR,	N, ОН 8-в	IIO 4	5444		NTE	R	
AND AGENCIE DEPARTMENT O	S OF T	HE	ŀ			-05	-06					-	A	1	6		68		5	596	2-	896	529	
AMSC N/A												1		HE	=T									

DESC FORM 193 SEP 87

. U.S. GOVERNMENT PRINTING OFFICE: 1987 - 748-129/60911



- 1.1 Scope. This drawing describes device requirements for class B microcircuits in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices".
  - 1.2 Part or Identifying Number (PIN). The complete PIN shall be as shown in the following example:



1.2.1 Device type(s). The device type(s) shall identify the circuit function as follows:

Device type	Generic number	Circuit function	Relative <u>accuracy</u>
01	AD7569S	8-bit analog I/O system	$\pm$ 1 LSB for DAC and ADC $\pm$ 1/2 LSB for DAC and ADC
02	AD7569T	8-bit analog I/O system	

1.2.2 Case outline(s). The case outline(s) shall be as designated in appendix C of MIL-M-38510, and as follows:

## Outline letter

#### Case outline

D-9 (24-lead, 1.280" x .310" x .200"), dual-in-line package C-4 (28-terminal .460" x .460" x .100"), square chip carrier package

1.3 Absolute maximum ratings.

Supply voltage (V ) to AGND or AGND	-0.3 V dc to +7.0 V dc
Supply voltage (V <sub>DD</sub> ) to AGND <sub>DAC</sub> or AGND <sub>ADC</sub> Supply voltage (V <sub>DD</sub> ) to DGND <sub>AC</sub>	
supply voltage (v <sub>nn</sub> ) to build	-0.3 V dc to +7.0 V dc
V <sub>DD</sub> to V <sub>ee</sub>	-0.3 V dc to +14 V dc
AGND <sub>DAC</sub> & AGND <sub>ADC</sub> to DGND	-0.3 V dc to V <sub>DD</sub> +0.3 V dc
AGNDDAG to AGNDAGG	+5.0 V dc
Vp to V	$-0.3$ V dc to $V_{pp}$ +0.3 V dc
CLK input voltage to DGND	-0.3 V dc to V <sub>pp</sub> +0.3 V dc
Output voltage to AGND 1/	$V_{00} = 0.3 \text{ V dc}^{10} \text{ V}_{00} + 0.3 \text{ V dc}^{1}$
Input voltage to AGND	$V_{00}^{SS}$ - 0.3 V dc to $V_{00}^{DD}$ + 0.3 V dc
Output voltage to AGND 1/ Input voltage to AGND ADC	-0.3 V dc to V <sub>DD</sub> +0.3 V dc -0.3 V dc to V <sub>DD</sub> +0.3 V dc V <sub>S</sub> - 0.3 V dc to V <sub>DD</sub> + 0.3 V dc V <sub>S</sub> - 0.3 V dc to V <sub>DD</sub> + 0.3 V dc -0.3 C to +150°C
Lead temperature (soldering, 10 seconds)	+300°C
Power dissipation (P <sub>-</sub> )	450 mW 2/
Thermal resistance, junction-to-case (0,0)	See MIL-M-38510, appendix C
Thermal resistance, junction-to-case $(\Theta_J)$ Thermal resistance, junction-to-ambient $(\Theta_{JA})$ Junction temperature $(T_i)$	120°C/W
Junction temperature (T <sub>1</sub> ) JA	+150°C
•	

1.4 Recommended operating conditions.

Supply voltage to ground (V.	<sub>ec</sub> )	-4.75 V dc to -5.25 V dc
Supply voltage to ground (V	ss)	+4.75 V dc to +5.25 V dc
Ambient operating temperatu	re range (T <sub>A</sub> )	-55°C to +125°C

<sup>1/</sup> Output may be shorted to any voltage in the range  $V_{\overline{SS}}$  to  $V_{\overline{DD}}$  provided that the power dissipation of the package is not exceeded. 2/ Derate above T<sub>A</sub> = +75°C at 6.0 mW/°C.

# **STANDARDIZED MILITARY DRAWING**

**DEFENSE ELECTRONICS SUPPLY CENTER** DAYTON, OHIO 45444

SIZE A		5962-89	9629	
	REVISION LEVEL	-	SHEET	2

### 2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standard, and bulletin</u>. Unless otherwise specified, the following specification, standard, and bulletin of the issue listed in that issue of the Department of Defense Index of Specifications and Standards specified in the solicitation, form a part of this drawing to the extent specified herein.

SPECIFICATION

MILITARY

MIL-M-38510

- Microcircuits, General Specification for.

STANDARD

MILITARY

MIL-STD-883

- Test Methods and Procedures for Microelectronics.

BULLETIN

MILITARY

MIL-BUL-103

- List of Standardized Military Drawings (SMD's).

(Copies of the specification, standard, and bulletin required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity.)

2.2 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence.

#### 3. REQUIREMENTS

- 3.1 <u>Item requirements</u>. The individual item requirements shall be in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices" and as specified herein.
- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-M-38510 and herein.
  - 3.2.1 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 1.
  - 3.2.2 Pin discriptions. The pin discriptions shall be as specified on figure 2.
  - 3.2.3 Truth table. The truth table shall be as specified on figure 3.
- 3.2.4 <u>Input/output voltage ranges and unipolar/bipolar code tables</u>. The input/output voltage ranges and unipolar/bipolar code tables shall be as specified on figure 4.
  - 3.2.5 Logic diagram. The logic diagram shall be as specified on figure 5.
  - 3.2.6 Load circuits. The load circuits shall be as specified on figure 6.
- 3.2.7 Write cycle timing waveforms . The write cycle timing waveforms shall be as specified on figure 7.
- 3.2.8 <u>ADC mode 1 interface timing waveforms</u>. The ADC mode 1 interface timing waveforms shall be as specified on figure 8.

STANDARDIZED MILITARY DRAWING	size <b>A</b>		5962-89	9629	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVE		SHEET	3

- 3.2.9 <u>ADC mode 2 interface timing waveforms</u>. The ADC mode 2 interface timing waveforms shall be as specified on figure 9.
- 3.2.10 Equivalent input voltage circuit. The equivalent input voltage circuit shall be as specified on figure 10.
  - 3.2.8 <u>Case outline(s)</u>. The case outline(s) shall be in accordance with 1.2.2 herein.
- 3.3 <u>Electrical performance characteristics</u>. Unless otherwise specified herein, the electrical performance characteristics are as specified in table I and shall apply over the full ambient operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table I.
- 3.5 <u>Marking</u>. Marking shall be in accordance with MIL-STD-883 (see 3.1 herein). The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked as listed in MIL-BUL-103 (see 6.6 herein).
- 3.6 <u>Certificate of compliance</u>. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-BUL-103 (see 6.6 herein). The certificate of compliance submitted to DESC-ECS prior to listing as an approved source of supply shall affirm that the manufacturer's product meets the requirements of MIL-STD-883 (see 3.1 herein) and the requirements herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required in MIL-STD-883 (see 3.1 herein) shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 <u>Notification of change</u>. Notification of change to DESC-ECS shall be required in accordance with MIL-STD-883 (see 3.1 herein).
- 3.9 <u>Verification and review</u>. DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

STANDARDIZED MILITARY DRAWING	SIZE <b>A</b>			5962-88	3747	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		1	REVISION LEVEL		SHEET	4

TABLE I. <u>Electrical performance characteristics</u>.

Test	Symbol	Conditions $1/$ $C_L = 100 \text{ pF to AGND}_{DAC}$ $R_L = 2.0 \text{ k}_{\Omega}$ $-55^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$ unless otherwise specified	Device types	Group A subgroups		imits   Max	Unit
DAC specification	is		1	1		·	
Relative accuracy	INL		01	1,2,3		<u>±1</u>	L\$B
	İ		02	11		<u>±1</u>	
	ļ			2,3,12		±1/2	
Differential nonlinearity	DNL	Guaranteed monotonic	01	1,2,3		±1_	
nontinearity	DNL		02	1		<u>±1</u>	
	<u> </u>			2,3,12		±3/4	
Unipolar offset error		DAC data is all zeros,	ALL	11		_±2.0	
error		v <sub>ss'</sub> = 0 v	01	2,3		<u>±2.5</u>	
			02	2,3		±2.0	
	ļ			1,12		±1.5	
Bipolar zero offset		DAC data is all zeros,	ALL	11		±2.0	
61101		v <sub>ss</sub> = -5.0 v	01	2,3		±2.5	
			02	2,3		<u>±2.0</u>	
	<b></b>			1,12		±1.5	
Full-scale error		v <sub>DD</sub> = 5.0 v, <u>2</u> /	ALL	1	-	±2.0	
			01_	2,3		±4.0	
			02	2,3		<u>±3.0</u>	
				12		±1.0	
Delta full scale/ delta V <sub>DD</sub>		T <sub>A</sub> = +25°C, V <sub>OUT</sub> = 2.5 V, detta V <sub>DD</sub> = ± 5%	ALL	1		0.5	
Delta full scale/ delta V <sub>SS</sub>		T <sub>A</sub> = +25°C, V <sub>OUT</sub> = -2.5 V, delta V <sub>SS</sub> = ± 5%	ALL	1		0.5	
Digital input voltage low level	v <sub>IL</sub>		ALL	1,2,3		0.8	v

STANDARDIZED MILITARY DRAWING	SIZE <b>A</b>		5962-89	9629	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVE	•	SHEET	5

 ${\tt TABLE\ I.\ \underline{Electrical\ performance\ characteristics}\ \hbox{-}\ Continued.}$ 

Test	Symbol	Conditions 1/ C <sub>L</sub> = 100 pF to AGND R = 2.0 km -55°C < T <sub>A</sub> < +125°C unless otherwise specified	Device types	Group A subgroups		imits Max	Unit
DAC specifications	s - Cont	inued	<u> </u>				
Digital Input voltage high level	v <sub>IH</sub>		ALL	1,2,3	2.4		٧
Input leakage current	IIL	V <sub>IN</sub> = 0 to V <sub>DD</sub>	ALL	1,2,3		10	μΑ
Positive power supply current	I <sub>DD</sub>	Vout = Vin = 2.5 V, logic inputs = 2.4 V, CLK = 0.8 V, output unloaded	ALL	1,2,3		13	mΑ
Negative power supply current (dual supplies)	<sup>I</sup> ss	V = V = -2.5 V, logic inputs = 2.4 V, CLK = 0.8 V, output unloaded	ALL	1,2,3		4.0	
Input capacitance	CIN	See 4.3.1b	ALL	4		10	pF
Signal-to-noise ratio	SNR	V <sub>OUT</sub> = 20 kHz full scale sine wave with f = 400 kHz	<u>01</u> 02	4,5,6	44		dВ
Total harmonic distortion	THD	V <sub>CUT</sub> = 20 kHz full-scale sine wave with f <sub>SAMPLING</sub> = 400 kHz	ALL	4,5,6		48	
Functional test		See 4.3.1.c	ALL	7.8			
WR pulse width	t,	See figure 7 <u>3</u> /	ALL	9	80		ns
				10,11	90		
CS, A/B to WR setup	t <sub>2</sub>		ALL	9,10,11	0		
CS, A/B to WR hold time	t <sub>3</sub>		ALL	9,10,11	0		
Data valid to WR	t <sub>4</sub>		ALL	9	60		
setup time				10,11	80		
Data valid to WR hold time	t <sub>5</sub>		ALL	9,10,11	10		

STANDARDIZED MILITARY DRAWING	SIZE <b>A</b>		5962-89	9629	
MILITARY DRAWING  DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	•	SHEET	6

Test	Symbol	Condit f = 1 -55°C ≤ T unless other	tions <u>1</u> / 5.0 MHz _ < +125°C erwise specified	Device types	Group A subgroups		imits Max	Unit
ADC specifications	<del> </del>	T		1	· · · · · · · · · · · · · · · · · · ·		<del> </del>	<del></del>
Relative accuracy	INL			01	1,2,3		<u>±1</u>	LSB
	ļ			02	2,3,12		±1/2	
	ļ				1		±1	
Differential nonlinearity	DNL	No missing o	codes	01	1,2,3		<u>±1</u>	
noncinear rey					2,3,12	=	±3/4	
	ļ				1		±1	
Unipolar offset error		v <sub>ss</sub> = 0 v		ALL	11		±2.0	
C1101				01	2,3		±3.0	
				02	2,3		±2.5	
	<u> </u>	<del> </del>			1,12		±1.5	
Bipolar zero offset error		V <sub>SS</sub> = -5.0 V ±1.25 V rang	<i>!</i>	ALL	11		±3.0	
		TILES & Tang	je	01	2,3		±4.0	
				02	2,3		±3.5	
					12		±2.5	
Full-scale error		v <sub>DD</sub> = 5.0 v,	<u>2</u> /	ALL	1	-4.0	0	
					2,3	-7.5	2.0	
Delta full scale/ delta V <sub>DD</sub>		V <sub>IN</sub> = 2.5 V, delta V <sub>DD</sub> =	± 5%	ALL	1		0.5	
Delta full scale/ delta V <sub>SS</sub>		V <sub>IN</sub> = -2.5 V delta V <sub>SS</sub> =	, ± 5%	ALL	1		0.5	
Input voltage low level	۱۲,			ALL	1,2,3		0.8	V
Input voltage high level	VIH			ALL	1,2,3	2.4		
Analog Input current	I IN	See figure 1	0	ALL	1,2,3		±300	μΑ
Input leakage current	IIL	CS, RD, ST,	RANGE, RESET	ALL	1,2,3		10	
ee footnotes at end o	of table							
STANDARDIZ MILITARY DRA			SIZE	<del></del>		5962-8	39629	

TABLE I.  $\underline{\text{Electrical performance characteristics}}$  - Continued.

		<u></u>					
Test	Symbol	Conditions 1/  f = 5.0 MHz  -55°CK = 7	Device types	Group A subgroups		imits   Max	Unit
ADC specifications	- Contin	ued	<b>!</b>	<u> </u>	-	<del> </del>	ļ
CLK Input current low level	IINL	V <sub>IN</sub> = 0 V	ALL	1,2,3		-1.6	mA
CLK Input current high level	IINH	V <sub>IN</sub> = V <sub>DO</sub>	ALL	1,2,3		40	μА
Output voltage low level	v <sub>ol</sub>	I <sub>SINK</sub> = 1.6 mA	ALL	1,2,3		0.4	V
Output voltage high level	v <sub>ОН</sub>	I <sub>SOURCE</sub> = 200 μA	ALL	1,2,3	4.0		
Floating state leakage current	I out		ALL	1,2,3		±10	μА
Positive power supply current	IDD	V = V, = 2.5 V, logic inputs = 2.4 V, CLK = 0.8 V, output unloaded	ALL	1,2,3		13	mA
Negative power supply current (dual supplies)	I ss	V = V, = -2.5 V, logic inputs = 2.4 V, CLK = 0.8 V, output unloaded	ALL	1,2,3		4.0	
Input capacitance	c <sup>IN</sup>	See 4.3.1b	ALL	4		10	pF
Floating state output capacitance	COUT	See 4.3.1b	ALL	4		10	рF
Signal-to-noise ratio	SNR	V = 100 kHz full-scale sine wave with	01	4,5,6	44		dB
		f SAMPLING = 400 kHz 4/	02		45		
Total harmonic distortion	THD	V <sub>IN</sub> = 100 kHz full-scale sine wave with fSAMPLING = 400 kHz <u>4</u> /	ALL	4,5,6		48	
Conversion time with external clock		f <sub>CLK</sub> = 5.0 MHz	ALL	9,10,11		2.0	μs
Conversion time with internal clock			ALL	7,8	1.6	2.6	

STANDARDIZED  MILITARY DRAWING  DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-89629		
			REVISION LEVEL		SHEET

TABLE I.  $\underline{\text{Electrical performance characteristics}} \text{ - Continued.}$ 

Test	Symbol	Conditions 1/	Device	Group A	L	imits	Unit
		f = 5.0 MHz -55°C < T < +125°C unless otherwise specified	types	subgroups		Max	
ADC specifications	- Contin	ued	······································	· · · · · · · · · · · · · · · · · · ·	· · · · · · · · · · · · · · · · · · ·	<b></b>	
Functional test		See 4.3.1c	ALL	7.8			
ST pulse width	t <sub>6</sub>	See figure 8 <u>3</u> /	ALL	9,10,11	50		ns
ST to BUSY delay	t <sub>7</sub>		ALL	9		110	
				10,11		150	
BUSY to INT delay	t <sub>8</sub>		ALL	9		20	
				10,11		30	
BUSY to CS delay	t <sub>9</sub>		ALL	9,10,11	0		
CS to RD setup time	t <sub>10</sub>		ALL	9,10,11	0		
RD pulse width	t <sub>11</sub>	See figure 8 <u>3</u> / <u>5</u> /	ALL	9	60		ns
determined by t <sub>13</sub>				10,11	90		
CS to RD hold time	<sup>t</sup> 12		ALL	9,10,11	0		
Data access time after RD	t <sub>13</sub>	See figure 8 C <sub>1</sub> = 20 pF, <u>3</u> /, <u>6</u> /	ALL	9	60		
				10,11	90		
Data access time		See figure 8	ALL	9	95		
after RD		C <sub>L</sub> = 100 pF, <u>3</u> /, <u>6</u> /		10,11	135		

STANDARDIZED MILITARY DRAWING	SIZE A	,	·	5962-89	9629	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444			REVISION LEVEL	_	SHEET	9

TABLE I. Electrical performance characteristics - Continued.

Test	Symbol	Conditions 1/ f = 5.0 MHz -55°C < T < +125°C unless otherwise specified	Device types	Group A subgroups		imits Max	Unit
ADC specifications	- Contin	ued					
Bus relinquish time	t <sub>14</sub>	See figure 8 3/ 7/	ALL	9	10	60	
after RD <u>5</u> /, <u>7</u> /				10,11	10	85	
RD to INT delay	t <sub>15</sub>	See figure 8 <u>3</u> /	ALL	9		_65	
	<u> </u>			10,11		85	
RD to BUSY delay	t <sub>16</sub>		ALL	9		120	
		<u> </u>		10,11		160	
<u>Data</u> valid after BUSY	t <sub>17</sub>	See figure 9 C <sub>1</sub> = 20 pF <u>3</u> / <u>6</u> /	ALL	9		60	
10001				10,11		90	
		See figure 9 C <sub>1</sub> = 100 pF <u>3</u> / <u>6</u> /	ALL	9		90	
		C		10,11		135	

- 1/ Unless otherwise specified,  $V_{DD}$  = 5.0 ±5%,  $V_{SS}$  = RANGE = AGND = DGND = 0 V; specifications apply for all output ranges including bipolar ranges with dual supply operation.
- $\underline{2}$ / Includes internal voltage reference error and is calculated after offset error has been adjusted out.

For DAC specifications:

- a) Ideal unipolar full scale voltage is (FS 1 LSB).
- b) Ideal bipolar positive full scale voltage is (FS/2 1 LSB).
- c) Ideal bipolar negative full scale voltage is (-FS/2).

For ADC specifications:

- a) Ideal unipolar last code transition occurs at (FS 3/2 LSB).
- b) Ideal bipolar last code transition occurs at (FS/2 3/2 LSB).
- 3/ All input control signals are specified with t<sub>p</sub> = t<sub>p</sub> = 5.0 ns (10% to 90% of +5.0 V) and timed from a voltage level of 1.6 V. ADC is sampled tested in mode 1 only.
- 4/ Exact frequencies are 101 kHz and 384 kHz to avoid harmonics coinciding with sampling frequency.
- 5/ Tested initially and after process and design changes only.
- $\frac{6}{13}$  and  $t_{17}$  are measured with the load circuits on figure 6 and defined as the time required for an output to cross either 0.8 V or 2.4 V.
- $\underline{7}$ / t<sub>14</sub> is defined as the time required for the data line to change 0.5 V when loaded with circuit on figure 6.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A			5962-89629		
			REVISION LEVEL	•	SHEET	10

Davisa times	1 01 and 03	01
Device types Case outline	01 and 02 L	3
Terminal number	Termina	symbol
1	AGND	NC
2	V <sub>OUT</sub>	AGND DAC
3	v <sub>ss</sub>	V <sub>OUT</sub>
4	RANGE	v <sub>ss</sub>
5	RESET	RANGE
6	DB7	RESET
7	DB6	DB7
8	DB5	NC
9	DB4	DB6
10	DB3	DB5
11	DB2	DB4
12	DGND	DB3
13	DB1	DB2
14	DB0	DGND
15	WR	NC
16	cs	DB1
17	RD	DB0
18	ST	WR
19	BUSY	cs
20	INT	RD
21	CLK	ST
22	AGND ADC	NC
23	VIN	BUSY
24	v <sub>DD</sub>	INT
25		CLK
26		AGND ADC
27		VIN
28		v <sub>DD</sub>

FIGURE 1. <u>Terminal connections</u>.

STANDARDIZED MILITARY DRAWING	SIZE <b>A</b>	Δ			29	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444			REVISION LEVEL	SHEET	11	

Pin	Description
AGNDDAC	Analog ground for the DAC(s). Separate ground return paths are provided for the DAC(s) and ADC to minimize crosstalk.
Vout	Output voltage. V <sub>OUT</sub> is the buffered output voltage from the device DAC. Four different output voltage ranges can be achieved (see input/output ranges table shown on figure 4).
v <sub>ss</sub>	Negative supply voltage (-5.0 V for dual supply or 0 V for single supply). This pin is also used with the RANGE pin to select the different input/output ranges and changes the data format from binary ( $V_{SS} = 0$ V) to 2s complement ( $V_{SS} = -5.0$ V) see input/output ranges table shown on figure 4).
RANGE	Range selection input. This is used with the V <sub>SS</sub> input to select the different ranges as per input/output ranges table shown on figure 4. The range selected applies to both the analog input voltage of the ADC and the output voltage from the DAC(s).
RESET	Reset input (active low). This is an asynchronous system reset which clears the DAC register(s) to all zeros and clears the INT line of the ADC (i.e., makes the ADC ready for new conversion). In unipolar operation this input sets the output voltage to 0 V; in bipolar operation it sets the output to negative full scale.
DB7	Data bit 7. Most significant bit (MSB).
DB6 - DB2	Data bit 6 to data bit 2.
DGND	Digital ground.
DB1	Data bit 1.
DBO	Data bit O. Least significant bit

FIGURE 2. Pin descriptions.

# STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 SIZE A FEVISION LEVEL SHEET 12

Pin	Description
WR	Write input (edge_triggered). This is used in conjunction with CS to write data into the device DAC register. It is used in conjunction with CS and A/B to write data into the selected DAC register of the device. Data is transferred on the rising edge of WR.
cs	Chip select input (active low). The device is selected when this input is active.
RD	Read input (active low). This input must be active to access data from the part. In the mode 2 interface, RD going low starts conversion. It is used in conjunction with the CS input.
ST	Start conversion (edge triggered). This is used when precise sampling is required. The $\frac{fall}{fall}$ ing edge of $\frac{S}{fall}$ starts conversion and drives BUSY low. The ST signal is not gated with CS.
BUSY	BUSY status output (active low). When this pin is active the ADC is performing a conversion. The inpu <u>t sig</u> nal is held prior to the falling edge of BUSY.
INT	Interrupt output (active low). INT going low indicates that the conversion is completeINT goes high on the rising edge of CS or RD and is also set high by a low pulse on RESET.
CLK	A TTL compatible clock signal may be used to determine the ADC conversion time. Internal clock operation is achieved by connecting a resistor and capacitor to ground.
AGND AD C	Analog ground for the ADC.
V <sub>IN</sub>	Analog input. Various input ranges can be selected (see input/output ranges table shown on figure 4).
v <sub>DD</sub>	Positive supply voltage (+5.0 V).

FIGURE 2. Pin descriptions - Continued.

STANDARDIZED MILITARY DRAWING	SIZE <b>A</b>			5962-89629		
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444			REVISION LEVEL	-	SHEET	13

cs		RESET	DAC FUNCTION
н	H	26	DAC register unaffected
L	L	н	DAC register unaffected
L	_1_	н	DAC register updated
_1_	L	н	DAC register updated
x	x	Ĺ	DAC register loaded with all zeros

L = Low H = High X = Don't care

FIGURE 3. <u>Truth table</u>.

STANDARDIZED MILITARY DRAWING	SIZE A	5962-89629				-
DEFENSE ELECTRONICS SUPPLY CENTER		REVISION LEVEL	•	SHEET	14	

Range	V <sub>SS</sub>	Input/output voltage range	DBO-DB7 Data format
0	0 V	0 to +1.25 V	Binary
1	0 V	0 to +2.5 V	Binary
0	-5.0 V	<u>+</u> 1.25 V	2s Complement
1	-5.0 V	<u>+</u> 2.5 V	2s Complement

FIGURE 4a. <u>Input/output ranges</u>.

-	ister contents LSB	Analog output, V <sub>OUT</sub>
1111	1111	+V <sub>REF</sub> (255/256)
1000	0001	+V <sub>REF</sub> (129/256)
1000	0000	+V <sub>REF</sub> (128/256) = +V <sub>REF</sub> /2
0111	1111	+V <sub>REF</sub> (127/256)
0000	0001	+V <sub>REF</sub> (1/256)
0000	0000	0 V


FIGURE 4b. Unipolar (0 to +1.25 V) code table.


DAC regi MSB	ster contents LSB	Analog output, V <sub>OUT</sub>
0111	1111	+V <sub>REF</sub> (127/128)
0000	0001	+V <sub>REF</sub> (1/128)
0000	0000	0 V
1111	1111	-V <sub>REF</sub> (1/128)
1000	0001	-V <sub>REF</sub> (127/128)
1000	0000	-V <sub>REF</sub> (128/128) = -V <sub>REF</sub>

FIGURE 4c. Bipolar (-1.25 to +1.25 V) code table.


FIGURE 4. Input/output voltage ranges and unipolar/bipolar code tables.

STANDARDIZED MILITARY DRAWING	SIZE <b>A</b>	5962-89629				
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444			REVISION LEVEL	-	SHEET	15






DESC FORM 193A SEP 87





NOTES:

FIGURE 7. Write cycle timing waveforms.

#### SIZE **STANDARDIZED** 5962-89629 Α **MILITARY DRAWING** SHEET 18 DEFENSE ELECTRONICS SUPPLY CENTER REVISION LEVEL DAYTON, OHIO 45444







Voltage range	On switch	l <sub>B</sub>
0 to +1.25 V	<b>\$</b> 1	20 μΑ
0 to +2.5 V -1.25 to +1.25 V	\$2 \$2	20 μA 140 μA
-2.5 to +2.5 V	s2 s3	280 µA

FIGURE 10. Equivalent input voltage circuit.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-89	629	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL		SHEET	21

- 4. QUALITY ASSURANCE PROVISIONS
- 4.1 <u>Sampling and inspection</u>. Sampling and inspection procedures shall be in accordance with section 4 of MIL-M-38510 to the extent specified in MIL-STD-883 (see 3.1 herein).
- 4.2 <u>Screening</u>. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:
  - a. Burn-in test, method 1015 of MIL-STD-883.
    - (1) Test condition A, B, C or D using the circuit submitted with the certificate of compliance (see 3.6 herein).
    - (2)  $T_A = +125$ °C, minimum.
  - b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.
- 4.3 Quality conformance inspection. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.
  - 4.3.1 Group A inspection.
    - a. Tests shall be as specified in table II herein.
    - c. Subgroups 7 and 8 shall include verification of the truth table.
    - d. Subgroup 12 is used for parts grading and selection.
  - 4.3.2 Groups C and D inspections.
    - a. End-point electrical parameters shall be as specified in table II herein.
    - b. Steady-state life test conditions, method 1005 of MIL-STD-883.
      - (1) Test condition A, B, C or D using the circuit submitted with the certificate of compliance (see 3.6 herein).
      - (2)  $T_A = +125$ °C, minimum.
      - (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

STANDARDIZED MILITARY DRAWING	SIZE <b>A</b>			5962-89629		
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444			REVISION LEVEL	•	SHEET	22

TABLE II. <u>Electrical test requirements</u>.

MIL-STD-883 test requirements	Subgroups (per method 5005, table I)
Interim electrical parameters (method 5004)	1
Final electrical test parameters (method 5004)	1*,2,3,4, 5,6,12
Group A test requirements (method 5005)	1,2,3,4,5,6, 9,10**,11**,12
Groups C and D end-point electrical parameters (method 5005)	1

\* PDA applies to subgroup 1.

#### 5. PACKAGING

5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-M-38510.

# 6. NOTES

- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use when military specifications do not exist and qualified military devices that will perform the required function are not available for OEM application. When a military specification exists and the product covered by this drawing has been qualified for listing on QPL-38510, the device specified herein will be inactivated and will not be used for new design. The QPL-38510 product shall be the preferred item for all applications.
- 6.2 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
- 6.3 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-481 using DD Form 1693, Engineering Change Proposal (Short Form).
- 6.4 <u>Record of users</u>. Military and industrial users shall inform Defense Electronics Supply Center when a system application requires configuration control and the applicable SMD. DESC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronics devices (FSC 5962) should contact DESC-ECS, telephone (513) 296-6022.
- 6.5 <u>Comments</u>. Comments on this drawing should be directed to DESC-ECS, Dayton, Ohio 45444, or telephone (513) 296-5375.
- 6.6 <u>Approved sources of supply.</u> Approved sources of supply are listed in MIL-BUL-103. The vendors listed in MIL-BUL-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DESC-ECS.

STANDARDIZED MILITARY DRAWING	SIZE <b>A</b>	5962-89629			
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	-	SHEET	23

<sup>\*\*</sup> Subgroups 10 and 11, if not tested, shall be guaranteed to the limits specified in table I.