										RE	VISI	ONS	;												
LTR							DESC	RIP	NON									DAT	E (YR	-MO-E	DA)	A	PPR(OVED	
																									l
	l																ı				ı				
																									- 1
																									İ
																									- 1
																									ı
REV			Π																						
SHEET																									
REV		$oxed{\bot}$									L					<u> </u>	<u> </u>		L	L	L	_		<u> </u>	
SHEET			L.	<u> </u>			L		<u> </u>		<u> </u>	Ц			<u> </u>	1	_		_	_	_	 		<u> </u>	
REV ST			EV		<u> </u>		Ļ		<u> </u>	_	┡			_	 	<u> </u>	_	_	L	┡	L	-	-	_	Н
		S	HEET		1	2	3		5	6	7	8	1	10	: 1	12	13	14	<u> </u>		<u> </u>	L			Щ
PMIC N	VA			_	T	PARE	SYI TO BA	at	لله	لعا	w		1		DEI	FENS							NTE	R	
STA	NDAR	DIZE	-D	Ì		CKE				7	<u> </u>		1					YTO							
	MILITA				14	034	22	<u>L.</u>	15	<u> </u>	<u>//</u>	<u>. </u>	占	MICR	OCT	RCUI	TS.	DIG	TTAL	. F	AST.	CM	ns.	8-BI	7
	RAW				AP	PROV	5D.8	Y		Z	1		1	ran	SCE	IVER HIC	WIT	TH PA	ARIT	Ϋ,	TTL	COM	PATI	BLE,	
THIS D	RAWING I	S AVAIL	ABLE	. 1	DH	AWIN	G AP	PROV	AL D		9		۲	SIZE				CODE		Т					\dashv
FOR USE	BY ALL D	EPART S OF T	MEN HE	TS		22 9	EPT	EMBE	R 1	989				A	1			268		-	59	62·	-89	97 3	31
DEPAI	RTMENT ()F DEFI	ENSE		RE	/ISIOI	N LE	/EL					7-	-				4	-	<u> </u>					
AMSC	N/A									1	SHEET 1 OF 14														

DESC FORM 193 SEP 87

+ U.S. GOVERNMENT PRINTING OFFICE: 1987 --- 748-129/60911

SCOPE 1.1 Scope. This drawing describes device requirements for class B microcircuits in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices". 1.2 Part number. The complete part number shall be as shown in the following example: 5962-89731 Drawing number Device type Case outline Lead finish per (1.2.1)(1.2.2)MIL-M-38510 1.2.1 Device types. The device types shall identify the circuit function as follows: Device type Generic number Circuit function 54FCT833A 8-bit transceiver with parity, TTL compatible 54FCT833B 8-bit transceiver with parity, TTL compatible 1.2.2 Case outlines. The case outlines shall be as designated in appendix C of MIL-M-38510, and as follows: Outline letter Case outline F-6 (24 lead, .640" x .420" x .090"), flat package D-9 (24 lead, 1.280" x .310" x .200"), dual-in-line package C-4 (28-terminal, .460" x .460" x .100"), square chip carrier package L 1.3 Absolute maximum ratings. 1/ -0.5 V dc to +7.0 V dc Supply voltage range - - - - - - - - - - - - - - --0.5 V dc to V_{CC} + 0.5 V dc -0.5 V dc to V_{CC} + 0.5 V dc -20 mA -50 mA DC output current - - - -±100 mA Maximum power dissipation (PD) $\frac{2}{2}$ - - - - - - -500 mW See MIL-M-38510, appendix C -65°C to +150°C +175°C Lead temperature (soldering, 10 seconds) - - - - -+300°C 1.4 Recommended operating conditions. Supply voltage range (V_{CC}) - - - - - - - - - +4.5 V dc to +5. Maximum low level input voltage (V_{IL}) - - - - - - 0.8 V dc Minimum high level input voltage (V_{IH}) - - - - - - - 2.0 V dc Case operating temperature range (T_C) - - - - - - - - - - - - - - 55°C to +125°C +4.5 V dc to +5.5 V dc All voltages referenced to GND.

Must withstand the added P_D due to short circuit test, e.g., I_{OS} .

STANDARDIZED	
MILITARY DRAWN	1G

DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444

SIZE A		59	62-89731	
	REVISION LEVEL	•	SHEET	2

2. APPLICABLE DOCUMENTS

2.1 Government specification, standard, and bulletin. Unless otherwise specified, the following specification, standard, and bulletin of the issue listed in that issue of the Department of Defense Index of Specifications and Standards specified in the solicitation, form a part of this drawing to the extent specified herein.

SPECIFICATION

MILITARY

MIL-M-38510 - Microcircuits, General Specification for.

STANDARD

MILITARY

MIL-STD-883 - Test Methods and Procedures for Microelectronics.

BULLETIN

MILITARY

MIL-BUL-103 - List of Standardized Military Drawings (SMD's).

(Copies of the specification, standard, and bulletin required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity.)

2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence.

3. REQUIREMENTS

- 3.1 Item requirements. The individual item requirements shall be in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices" and as specified herein.
- 3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-M-38510 and herein.
 - 3.2.1 Terminal connections. The terminal connections shall be as specified on figure 1.
 - 3.2.2 Truth tables. The truth tables shall be as specified on figure 2.
 - 3.2.3 Logic diagram. The logic diagram shall be as specified on figure 3.
 - 3.2.4 Case outlines. The case outlines shall be in accordance with 1.2.2 herein.
- 3.3 Electrical performance characteristics. Unless otherwise specified herein, the electrical performance characteristics are as specified in table I and apply over the full case operating temperature range.
- 3.4 Electrical test requirements. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table I.
- 3.5 Marking. Marking shall be in accordance with MIL-STD-883 (see 3.1 herein). The part shall be marked with the part number listed in 1.2 herein. In addition, the manufacturer's part number may also be marked as listed in MIL-BUL-103 (see 6.6 herein).

STANDARDIZED MILITARY DRAWING	SIZE A		5	962-89731	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL		SHEET 3	

	TABI	E I. Electrical per	formance charac	terist	ics.			
Test	Symbol	Condition -55°C < T _C <	Device	Group A	Lin	Unit		
	1	V _{CC} = 5.0 V unless otherwis	i cype	subgroups	Min	Max		
Migh level output voltage	IV _{OH}	 V _{CC} = 4.5 Y, V _{IL} = 0.8 Y, V _{IH} = 2.0 Y	I _{OH} = -300 μA	114	1, 2, 3	4.3	 	V
	<u> </u>		I _{OH} = -15 mA	All	1, 2, 3	2.4		Ť
Low level output voltage	YOL	 V _{CC} = 4.5 V, V _{IL} = 0.8 V, V _{IH} = 2.0 V	I _{OL} = 300 μA	A11	1, 2, 3		0.2	V
			I _{OL} = 32 mA	A11	1, 2, 3		0.5	†
Imput clamp voltage	V _{IK}	V _{CC} = 4.5 V, I _{IN} = -18 mA		IIA	1, 2, 3		-1.2	ΙV
ligh level input current	I IH	V _{CC} = 5.5 V, V _{IN} = 5.5 V		All	1, 2, 3		5.0	μA
ow level input current	IIL	V _{CC} = 5.5 V, V _{IN} = GN	ID	A71	1, 2, 3		-5.0	μA
Short circuit output current	105	V _{CC} = 5.5 V 1/ V _O = GND		A11	1, 2, 3	-60		mA
uiescent power supply current (CMOS inputs)	ICCQ	$V_{IN} \leq 0.2 \text{ V or } V_{IN} > 5.3 \text{ V,}$ $V_{CC} = 5.5 \text{ V, } f_{I} = 0 \text{ MHz}$		All	1, 2, 3		1.5	mA
uiescent power supply current (TTL inputs)	△I _{CC}	V _{CC} = 5.5 V, V _{IN} = 3.4 V 2/		ATT	1, 2, 3	İ	2.0	mA
ymamic power supply current	10	$V_{CC} = 5.5 \text{ V, outputs}$ one input toggling, $V_{IN} \ge 5.3 \text{ V or } V_{IN} \le 0$ $V_{IN} = 0$ $V_{IN} = 0$ $V_{IN} = 0$	n a v	A11	3/		0.25	mA/ MHz

See footnotes at end of table.

STANDARDIZED MILITARY DRAWING	SIZE A		59	962-89731
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	•	REVISION LEVEL		SHEET

Test	 Symbol	Condition	Device	 Group A subgroups	Lim	Unit		
		-55°C < Tc < V _{CC} = 5.0 V unless otherwise	dc ±10% e specified	Cype	Subgroups	Min	Max	
Total power supply current	1	outputs open, f _I = 2.5 MHz, 50% duty cycle,	$V_{IN} \geq 5.3 \text{ V}$ or $V_{IN} \leq 0.2 \text{ V}$	A11	1, 2, 3		3.4	mA
	ļ	one input toggling, f _{CP} = 10 MHz (CLK), DE _T = GND, DE _R = V _{CC} 4/	V _{IN} = 3.4 V or V _{IN} = GND	A11	1, 2, 3		5.4	mA
Input capacitance	IC _{IN}	 See 4.3.1c		A11	4		10	pF
Output capacitance	COUT	 See 4.3.1c 		A11	4		12	pF
Functional tests] 	See 4.3.1d		A11	7,8			
Propagation delay time,		C _L = 50 pF,	<i>E1</i>	01	9,10,11	1.5	14.0	ns
Rn to Tn, Tn to Rn	tPHL1	R¯ = 500Ω, See figure 4	<u>5</u> /	02		1.5	10.0	 -
Propagation delay time,				01	9,10,11	2.0	20.0	
Rn to PARITY	TPHL2	 		02		2.0	14.0	• -
Propagation delay time,	ቱ			01	9,10,11	1.5	20.0	
CLR CO ERR		! 		02		1.5	18.0	-
Propagation delay time, CLK to ERR	t _{PHL3} ,	. 		01	9,10,11	2.0	16.0	† -
	<u> </u>	<u> </u>		02		2.0	11.0	
Propagation delay time,				01	9,10,11	1.5	20.0	, -
OE _R to PARITY	tpHL4			02	 	1.5	14.0	

STANDARDIZED MILITARY DRAWING	SIZE A		5	962-89731
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION	LEVEL	SHEET

TA	BLE I.	Electrical performance characteri	stics -	Continued.			•
Test	Symbol	Conditions	Device	Group A	Lim	Unit	
		-55°C < T _C < +125°C Y _{CC} = 5.0 V dc ±10% unless otherwise specified	type	lsubgroups 	Min	Max	
Minimum setup time,	ts	 G _L ± 50 pF,	01	9,10,11	16.0	ļ 	1
Tn, PARITY to CLR		R[= 500Ω, See figure 4 	02		11.0	[<u> </u>
Minimum hold time, th	t _h		01	9,10,11	0.0		<u> </u>
Tn, PARITY to CLK		 -	02		0.0	<u> </u>	<u> </u>
Minimum pulsë width,	t _{w1}		01	9,10,11	9.5		<u> </u>
CLK	<u> </u>	<u>.</u>	02	l 	7.0	! !	1
	t _{w2}		01	9,10,11	9.5	<u> </u>	<u> </u>
CLR	[02		7.0	 	<u> </u>
Minimum clear recovery	trec		01	9,10,11	20.0		<u>[</u>
time, CER to CLK	i 1		02		14.0		

- Not more than one output should be shorted at one time, and the duration of the short circuit condition should not exceed 1 second.
- 2/ TTL driven input ($V_{IN} = 3.4$ V); all other inputs at V_{CC} or GND.
- This parameter is not directly testable, but is derived for use in total power supply
- $\underline{4}$ / $I_{CC} = I_{CCQ} + (aI_{CC} \times D_H \times N_T) + I_{CCD} (\frac{f_{CP}}{2} + f_I \times N_I)$ where:

 D_H = Duty cycle for TTL inputs high N_T \doteq Number of TTL inputs at D_H f_I = Input frequency in MHZ N_I^{\dagger} = Number of inputs at f_I

5/ The minimum limits for the propagation delay times are guaranteed, if not tested, to the limits specified in table 1.

STANDA	ARDIZED
MILITARY	DRAWING

DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444

SIŻE Å		5962-89731
	PIEVISION LEVEL	SHEÉT 6

Device ty	pes 01 and	1 02
 Case outlines 	K, L	3
Terminal number 	Termi symi	
1 2 3 4 4 5 6 7 8 9 100 111 122 133 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28	OER R0 R1 R2 R3 R4 R5 R6 R7 ERR CLR GND CLK OET T7 T6 T5 T4 T3 T2 T1 T0 VCC 	NC OER R1 R2 R3 R4 NC R5 R6 R7 ERR CLR GND NC CLK OET PARITY T6 T5 NC T4 T3 T2 T1 T0 VCC

FIGURE 1. Terminal connections.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-89731			
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444			REVISION LEVEL	•	SHEET 7	

ERROR FLAG TRUTH TABLE

Inpi	uts	Internal to device	Outputs pre-state	Output	Function
CLR	CLK	POINT "P"	ERR n-1	ERR	
 H	} }	Н	н	Н	Sample
j H	 	X	L	L	(1's capture)
J H	+	L	l X i	L	1
$\sqcap \square$	<u> </u>	X	X	Н	Clear

 \overline{OE}_T is HIGH and \overline{OE}_R is LOW H = High voltage level X = Irrelevant

L = Low voltage level

+ = Transition from low to high

FUNCTION TABLE

		·	In	puts			0	utputs		Function
DE T	0E _R	CER	CLK	Rn (Σ of H's)	Tn Incl PARITY (Σ of H's)	Rn	Tn	PARITY	ERR 1/	[] }
	1				•					Transmit data
L	H	X	X	H (Odd)	N/A	N/A		L		from R Port to T
L	H	l X	X	H (Even)	N/A	N/A		H	N/A	Port with par-
L	į H	X	X	L (Odd)	N/A	N/A		L	N/A	
_ L	I H	j X	X	L (Even)	N/A	N/A	L	L	N/A	path is disabled
Н	 L	H	+	N/A	H (Odd)	H	N/A	N/A	H	Receive data from T to R Port
Н	L	l H	↑	1 N/A	H (Even)	H	N/A	N/A	L	with parity re-
H	I L	H	+	N/A	L (Odd)	1 L I	N/A	N/A	H	sulting in flag;
Н	j L	H	∤ +	Î N/A	L (Even)	L	N/A	N/A	l I	transmitting path
х	X	L	Х) X	X	X	N/A	N•/A	l H	Clear the state of error flag register
	1	T								Both transmitting
H	H	j H	J X	X) X	1 Z	Z	Z	*	land receiving
H	j H	L	ÌΧ	X	X	Z	Z	Z Z Z	H	paths are
Н	j H) H	 +	L (Odd)	X	Z	Z	Z	H	disabled. Parity
H	l H	H 	+ 	H (Even) 	X I	Z 	Z	Z	L 	llogic defaults to
1.]	I X	l X	H (Odd)	N/A	N/A	Н	н	N/A	 Forced-error
ī	i ī	i χ	Î	H (Even)	N/A	N/A		Ë	N/A	checking
ī	i ī	ίŝ	iχ	L (0dd)	N/A	N/A		Ĥ	N/A	i
ī	1 7	ίŝ	İΫ́	L (Even)	N/A	N/A		ï	N/A	i

H = High voltage level

* = Store the error state of the last receive cycle
t = Transition from low to high
Odd = Odd number of logic one's
Even = Even number of logic one's
n = 0, 1, 2, 3, 4, 5, 6, 7


L = Low voltage level N/A = Not applicable

Z = High impedance
X = Irrelevant


1/ Output state assumes high output pre-state.

FIGURE 2. Truth tables.

SIZE **STANDARDIZED** A **MILITARY DRAWING** 5962-89731 REVISION LEVEL **DEFENSE ELECTRONICS SUPPLY CENTER** SHEET DAYTON, OHIO 45444



DESC FORM 193A SEP 87



 R_L = Load resistor (see ac characteristics for value). C_L = Load capacitance includes jig and probe capacitance (see ac characteristics for value). R_T = Termination should be equal to Z_{OUT} of pulse generators.





FIGURE 4. Switching waveforms and test circuit.

STANDARDIZED MILITARY DRAWING	SIZE A	5962-89731			
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	,	,	REVISION LEVEL	SHEET 10	



- 3.6 Certificate of compliance. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-BUL-103 (see 6.6 herein). The certificate of compliance submitted to DESC-ECS prior to listing as an approved source of supply shall affirm that the manufacturer's product meets the requirements of MIL-STD-883 (see 3.1 herein) and the requirements herein.
- 3.7 Certificate of conformance. A certificate of conformance as required in MIL-STD-883 (see 3.1 herein) shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 Motification of change. Notification of change to DESC-ECS shall be required in accordance with MIL-SID-883 (see 3.1 herein).
- 3.9 Verification and review. DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
 - 4. QUALITY ASSURANCE PROVISIONS
- 4.1 Sampling and inspection. Sampling and inspection procedures shall be in accordance with section 4 of MIL-M-38510 to the extent specified in MIL-STD-883 (see 3.1 herein).
- 4.2 Screening. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:
 - a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition A, B, C, or D using the circuit submitted with the certificate of compliance (see 3.6 herein).
 - (2) $T_A = +125^{\circ}C$, minimum.
 - b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.
- 4.3 Quality conformance inspection. Quality conformance inspection shall be in accordance with method 5005 of MIL-51D-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.
 - 4.3.1 Group A inspection.
 - a. Tests shall be as specified in table II herein.
 - b. Subgroups 5 and 6 in table I, method 5005 of MIL-STD-883 shall be omitted.
 - c. Subgroup 4 (C_{IN} and C_{OUT} measurements) shall be measured only initially and after process or design changes which may affect capacitance. Test all applicable pins on five devices with zero failures.
 - d. Subgroups 7 and 8 tests shall verify the truth table as specified on figure 2.

STANDARDIZED MILITARY DRAWING	8iZE A		5	962-89731	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVI	3L	SHEET 12	

4.3.2 Groups C and D inspections.

- a. End-point electrical parameters shall be as specified in table II herein.
- b. Steady-state life test conditions, method 1005 of MIL-STD-883.
 - Test condition A, B, C, or D using the circuit submitted with the certificate of compliance (see 3.6 herein).
 - (2) $T_A = +125^{\circ}C$, minimum.
 - (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

TABLE II. Electrical test requirements.

MIL-STD-883 test requirements 	Subgroups I (per method I 5005, table I)
 Interim electrical parameters (method 5004) 	
 Final electrical test parameters (method 5004) 	1*, 2, 3, 7 8, 9, 10, 11
 Group A test requirements (method 5005) 	1, 2, 3, 4, 7, 8, 9, 10, 11
 Groups C and D end-point electrical parameters (method 5005) 	1, 2, 3

^{*} PDA applies to subgroup 1.

5. PACKAGING

5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-M-38510.

6. NOTES

- 6.1 Intended use. Microcircuits conforming to this drawing are intended for use when military specifications do not exist and qualified military devices that will perform the required function are not available for OEM application. When a military specification exists and the product covered by this drawing has been qualified for listing on QPL-38510, the device specified herein will be inactivated and will not be used for new design. The QPL-38510 product shall be the preferred item for all applications.
- 6.2 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-89731	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 13	

- 6.3 Configuration control of SMD's. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-481 using DD Form 1693, Engineering Change Proposal (Short Form).
- 6.4 Record of users. Military and industry users shall inform Defense Electronics Supply Center when a system application requires configuration control and the applicable SMD. DESC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of the drawing covering microelectronics devices (FSC 5962) should contact DESC-ECS, telephone (513)296-6022).
- 6.5 Comments. Comments on this drawing should be directed to DESC-ECS, Dayton, Ohio 45444, or telephone (513) 296-5375.
- 6.6 Approved sources of supply. Approved sources of supply are listed in MIL-BUL-103. Additional sources will be added to MIL-BUL-103 as they become available. The vendors listed in MIL-BUL-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DESC-ECS. An approved source of supply listed below is for information purposes only and is current only to the date of the last action of this document.

 Military drawing part number 	Vendor CAGE number	Vendor similar part number <u>1</u> /
 5962-8973101KX 	61772	IDT54FCT833AEB
5962-8973101LX	61772	IDT54FCT833ADB
5962-89731013X	61772	IDT54FCT833ALB
5962-8973102KX	61772	IDT54FCT833BEB
 5962-8973102LX 	61772	IDT54FCT833BDB
5962-89731023X	61772	IDT54FCT833BLB

1/ Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE number

61772

Vendor name and address

Integrated Device Technology 3236 Scott Boulevard Santa Clara, CA 95052

STANDARDIZED MILITARY DRAWING

DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444

DESC FORM 193A SEP 87