-																				
,									EVISI	ONS										
LTR	DESCRIPTION										DA	TE (Y	R-MO-E)A)		APPR	OVED			
А	Add changes in accordance with NOR 5962-R200-93.									93	-07-	08		м.	A. F	rye				
В		Add device type 04. Format update, editorial 95-11-27 changes throughout.									М.	A. F	rye							
REV																				
SHEET																				
REV																				
SHEET																				
REV STATU				RE'	V		В	В	В	В	В	В	В	В	В	В	В	В	В	В
OF SHEETS	5			SH	EET		1	2	3	4	5	6	7	8	9	10	11	12	13	14
PMIC N/A					PAREI harles	D BY Reusing	9			DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444										
STANDARD MICROCIRCUIT DRAWING THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS		Т	С		Reusing	g			MICROCIRCUIT, MEMORY, DIGITAL, CMOS, 8K X 9											
			ROVE					SRA	AM (S	TANE	II, MI DARD	POW	(Y, D) /ER),	MON	L, CIV OLITH	HC S	LICO	N		
AND AGE DEPARTME	NCIES	OF TH		DRA	WING	APPR0 90-0	OVAL [01-26	DATE		SIZE CAGE CODE 5962-8988			383							
AMS	N/A			REV	REVISION LEVEL					A 67268 GGGZ GGGG										

DESC FORM 193
JUL 94
<u>DISTRIBUTION STATEMENT A</u>. Approved for public release; distribution is unlimited.

В

5962-E302-95


1 OF

14

SHEET

1. SCOPE

- 1.1 <u>Scope</u>. This drawing describes device requirements for class B microcircuits in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices".
 - 1.2 Part or Identifying Number (PIN). The complete PIN shall be as shown in the following example:



1.2.1 <u>Device types</u>. The device types shall identify the circuit function as follows:

Device type	Generic number	<u>Circuit function</u>	Toggle speed
01	See 6.6	8192 X 9 CMOS static RAM	55 ns
02	See 6.6	8192 X 9 CMOS static RAM	45 ns
03	See 6.6	8192 X 9 CMOS static RAM	35 ns
04	See 6.6	8192 X 9 CMOS static RAM	35 ns

1.2.2 <u>Case outline(s)</u>. The case outline(s) shall be as designated in MIL-STD-1835 and as follows:

<u>Outline letter</u>	Descriptive designator	<u>Terminals</u>	<u>Package style</u>
x	CDIP3-T28 and GDIP4-T28	28	dual-in-line package
Y	CDFP4-F28	28	flat package
Z	CQCC3-N28	28	rectangular chip carrier package

1.3 Absolute maximum ratings.

Supply voltage to ground potential range	
DC input voltage range	
DC output current	
Storage temperature range	
Maximum power dissipation (P _P) 1.0 W	
Lead temperature (soldering, 10 seconds) +300°C	
Thermal resistance, junction-to-case (Θ_{1C}) :	
Cases X and Z See MIL-STD-1835	
Case Y 30°C/W	
Junction temperature (T _J)+150°C <u>1</u> /	

1.4 Recommended operating conditions.

Supply voltage range (V _{CC})	4.5 V dc to 5.5 V dc
High level input voltage range (V _{TU})	2.2 V dc to V _{CC} + 0.5 V dc -0.3 V dc to +0.8 V dc
Low level input voltage range (V_{ti})	
Case operating temperature range (T _C)	-55°C to +125°C

- 2. APPLICABLE DOCUMENTS
- 2.1 <u>Government specification, standards, and bulletin</u>. Unless otherwise specified, the following specification, standards, and bulletin of the issue listed in that issue of the Department of Defense Index of Specifications and Standards specified in the solicitation, form a part of this drawing to the extent specified herein.

SPECIFICATION

MILITARY

MIL-PRF-38535 - Microcircuits, General Specification for.

1/ Maximum junction temperature may be increased to +175°C during burn-in and steady-state life.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89883
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL B	SHEET 2

STANDARD

MILITARY

MIL-STD-883

Test Methods and Procedures for Microelectronics.

MIL-STD-1835

Microcircuit Case Outlines.

BULLETIN

MILITARY

MIL-BUL-103

- List of Standard Microcircuits Drawings (SMD's).

(Copies of the specification, standard, and bulletin required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity.)

2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence.

3. REQUIREMENTS

- 3.1 Item requirements. The individual item requirements shall be in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices" and as specified herein. Product built to this drawing that is produced by a Qualified Manufacturer Listing (QML) certified and qualified manufacturer or a manufacturer who has been granted transitional certification to MIL-PRF-38535 may be processed as QML product in accordance with the manufacturers approved program plan and qualifying activity approval in accordance with MIL-PRF-38535. This QML flow as documented in the Quality Management (QM) plan may make modifications to the requirements herein. These modifications shall not affect form, fit, or function of the device. These modifications shall not affect the PIN as described herein. A "Q" or "QML" certification mark in accordance with MIL-PRF-38535 is required to identify when the QML flow option is used.
- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-STD-883 (see 3.1 herein) and herein.
 - 3.2.1 Terminal connections. The terminal connections shall be as specified on figure 1.
 - 3.2.2 Truth table. The logic block diagram shall be as specified on figure 2.
 - 3.2.3 Case outline. The case outline shall be in accordance with 1.2.2 herein.
- 3.2.4 <u>Die overcoat</u>. Polyimide and silicone coatings are allowable as an overcoat on the die for alpha particle protection provided that each coated microcircuit inspection lot (as defined in MIL-PRF-38535) shall be subjected to and pass the internal moisture content test, (method 1018 of MIL-STD-883), the frequency of the internal water vapor testing may not be decreased unless approved by the preparing activity.
- 3.3 <u>Electrical performance characteristics</u>. Unless otherwise specified herein, the electrical performance characteristics are as specified in table I and apply over the full case operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table I.
- 3.5 <u>Marking</u>. Marking shall be in accordance with MIL-STD-883 (see 3.1 herein). The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked as listed in MIL-BUL-103 (see 6.7 herein).
- 3.6 <u>Certificate of compliance</u>. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-BUL-103 (see 6.7 herein). The certificate of compliance submitted to DESC-ECS prior to listing as an approved source of supply shall affirm that the manufacturer's product meets the requirements of MIL-STD-883 (see 3.1 herein) and the requirements herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required in MIL-STD-883 (see 3.1 herein) shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 <u>Notification of change</u>. Notification of change to DESC-ECS shall be required in accordance with MIL-STD-883 (see 3.1 herein).
- 3.9 <u>Verification and review</u>. DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89883 SHEET 3
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL B	SHEET 3

DESC FORM 193A

TABLE I. <u>Electrical performance characteristics</u>.

Test	Symbol	Conditions	Group A subgroups	Device type	Li	imits	Unit
		4.5 V ≤ V _{CC} ≤ 5.5 V -55°C ≤ T _C ≤ +125°C unless otherwise specified	ouss, oupo	1,40	Min	Max	1
High level output voltage	VOH	V _{CC} = 4.5 V, I _{OH} = -4.0 mA, V _{IL} = 0.8 V, V _{IH} = 2.2 V	1,2,3	ALL	2.4		V
Low level output voltage	V _{OL}	V_{CC} = 5.5 V, I_{OL} = 4.0 mA, V_{IL} = 0.8 V, V_{IH} = 2.2 V	1,2,3	All		0.4	V
Input load current	I	V _{IN} = 0 V and 5.5 V, V _{CC} = 5.5 V	1,2,3	All	-10	+10	μΑ
Output current high impedance	I _{OZ}	V _{IN} = 0 V and 5.5 V, V _{CC} = 5.5 V with no load	1,2,3	All	-10	+10	μА
Operating supply current	I _{CC1}	W, E = V _{IL} , S = V _{IH} , V _{CC} = V _{IN} = 5.5 V, I _O = 0 mA, f = 1/tAVAV, Addresses = 0.8 to 2.2 V	1,2,3	All		140	mA
Standby supply current, TTL level inputs	I _{CC2}	f = 0 MHz, all other inputs $\leq V_{IL}$ or $\geq V_{IH}$, $V_{CC} = 5.5$ V, $E \geq V_{IH}$	1,2,3	All		30	mA.
Standby supply current, CMOS	I _{CC3}	$f = 0 \text{ MHz}, V_{IN} \le 0.2 \text{ V or}$ $V_{IN} \ge {}^{\text{VCC}} - 0.2 {}^{\text{V'}}$ $V_{CC} = 5.5 \text{ V}, {}^{\text{VCC}} - 0.2 \text{ V} \le 0.2 {}^{\text{V'}}$	1,2,3	01,02, 03		1.0	mA
level inputs		VCC = 5.5 V, VCC - 0.2 V ≤		04		10	7
Input capacitance	CIN	V _{CC} = 5.0 V, f = 1 MHz, V _{IN} , V _{OUT} = 0 V, TA = +25° C, See 4.3.1c	4	All		10	pF
Output capacitance	COUT	C;"See~4.3.1c		All		12	pF
Functional test	FT	See 4.4.1d	7,8A,8B	ALL			1
Read cycle time	tavav	See figure 3 and 4 1/	9,10,11	01	55		ns
	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \			02	45		
				03,04	35		7
Address valid to	† _{AVQV}		9,10,11	01		55	ns
data valid	7,77	1		02		45	7
	İ			03,04		35	
Output hold from address change	^t AVQX		9,10,11	ALL	5.0		ns
Chip enable access	t _{ELQV}		9,10,11	01		55	ns
time						30	
	tsHQV]	1	02		45	7
				1		25	7
		1		03		35	7
				1		20	┥
				04		35	7
	1			1		25	

See footnotes at end of table.

TABLE I. <u>Electrical performance characteristics</u> - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89883
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL B	SHEET 4

Test	Symbol	Conditions	Group A subgroups	Device type	Li	mits	Unit
		4.5 V \leq V _{CC} \leq 5.5 V -55°C \leq T _C \leq +125°C unless otherwise specified			Min	Max	
Chip enable to output in low 2	t _{ELQX}	See figures 3 and 4 2/	9,10,11	All	5.0		ns
Chip disable to	t _{EHQZ}	See figures 3 and 4 2/3/	9,10,11	01		35	ns
output in high Z	tSLQZ			02		25]
				03,04		20	
Output enable low	^t GLQV	See figures 3 and 4 1/	9,10,11	01		30	ns
to data valid				02		25	7
				03,04		20	7
Output enable low to low Z	t _{GLQX}	See figures 3 and 4 2/	9,10,11	All	5.0		ns
Output enable high	t _{GHQZ}	See figures 3 and 4 2/3/	9,10,11	01		30	ns
to high Z	Gnwz			02		25	
			ļ	03,04		20	
Write cycle time	^t avav	See figures 3 and 4 1/	9,10,11	01	55		ns
·	AVAV			02	45		
				03,04	35		
Chip enable time	tELWH,		9,10,11	01	45		ns
to end of write	tELEH				30		
	tshwH,			02	40		
	t _{SHSL}				25		7
			1	03	30		7
			ľ		20		7
	1			04	30		7
					30		7
Address setup to	^t avwh	1	9,10,11	01	50		ns
write end	ATWII			02	35		7
				03,04	30		7
Address hold from write end (write recovery)	twhax, tehax, tslax		9,10,11	All	0		ns
Address setup to write start	tAVWL, tAVEL, tAVSH		9,10,11	All	0		ns
Write enable pulse	tuLWH,	1	9,10,11	01	30		ns
width	TWLEH.			02,04	25		
	twLSL		1	03	20		

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89883
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL B	SHEET 5

DESC FORM 193A JUL 94

TABLE I. <u>Electrical performance characteristics</u> - Continued.

Test	Symbol	Conditions 4.5 V \leq V _{CC} \leq 5.5 V	Group A subgroups	Device type	Limits		Unit
		$4.5 \text{ V} \leq \text{V}_{CC} \leq 5.5 \text{ V}$ $-55^{\circ}\text{C} \leq \text{T}_{C} \leq +125^{\circ}\text{C}$ unless otherwise specified			Min	Max	1
Data setup to to write end to DVWH, to DVSL See figures 3 and 4 1/	t _{DVWH} .	See figures 3 and 4 1/	9,10,11	01	30		ns
		02,04	20		7		
		03	15				
Data hold from write end	teHDX, twHDX, tslDX		9,10,11	All	0		ns
Write enable to	twLQZ	See figures 3 and 4 <u>2</u> / <u>3</u> /	9,10,11	01		25	ns
output in high Z				02		20	7
				03,04		15	7
Output active from end of write	twHQX	See figures 3 and 4 2/	9,10,11	All	5.0		ns

- 1/ Test conditions assume signal transition times of 5.0 ns or less. Timing is referenced at input and output levels of 1.5 V. Output loading is equivalent to the specified I_{OL}/I_{OH} with a load capacitance of 30 pF (see figure 4).
- 2/ If not tested, shall be guaranteed to the limits specified in table I.
- 3/ Test conditions assume signal transition times of 5.0 ns or less. Transition is measured at steady-state high level -500 mV or steady-state low level +500 mV on the output from 1.5 V level on the input with a load capacitance of 5.0 pF (see figure 4).

4. QUALITY ASSURANCE PROVISIONS

- 4.1 <u>Sampling and inspection</u>. Sampling and inspection procedures shall be in accordance with MIL-STD-883 (see 3.1 herein).
- 4.2 <u>Screening</u>. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:
 - a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition C or D using the circuit submitted with the certificate of compliance (see 3.6 herein). The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015 of MIL-STD-883.
 - (2) $T_A = +125$ °C, minimum.
 - b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-89883
		REVISION LEVEL B	SHEET 6

Device types	All
Case outlines	X, Y, and Z
Terminal number	Terminal symbol
Terminal number 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18	A A A A A A A A A A A A A A A A A A A
20 21 22 23 24 25 26 27 28	E A G A A S W

FIGURE 1. <u>Terminal connections</u>.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89883
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL B	SHEET 7

DESC FORM 193A

JUL 94

Ē	s	G	W	Mode	1/0
Н	х	х	х	Not selected	High Z
×	٦	х	х	Not selected	High Z
٦	H	Н	Н	Data out disabled	High Z
L	Н	L	Н	Read	Data out
L	Н	х	L	Write	Data in

H = Logic 1 state

L = Logic 0 state

X = Don't care

High Z = High impedance state

FIGURE 2. <u>Truth table.</u>

SIZE STANDARD Α MICROCIRCUIT DRAWING **DEFENSE ELECTRONICS SUPPLY CENTER REVISION LEVEL** DAYTON, OHIO 45444 В


5962-89883

8

SHEET

DESC FORM 193A JUL 94

■ 9004708 0014972 4T3 **■**




NOTES: C_L including scope and jig capacitance (mimimum) Logic level "0" V_{BIAS} = 5.0 V Logic level "1" V_{BIAS} = 3.5 V

MEASUREMENT	շլ
tEHQZ, tGHQZ, tSLQZ, and tWLQZ	C _L = 5.0 pF
All others	C _L = 30 pF


FIGURE 3. Output load circuit.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89883
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL B	SHEET 9

READ CYCLE 1 - W, S, HIGH, G, E, CONTROLLED



READ CYCLE 2 - W HIGH



NOTES:

- 1. \overline{W} is high for READ cycle.
- 2. Read cycle time is measured from the last valid address to the first transitioning address.
- 3. Transition is measured ± 500 mV from steady state voltage prior to change (t_{EHQZ} , t_{SLQZ} , and $_t_{GHQZ}$).
- 4. \overline{E} is low, S is high, \overline{G} is low for READ cycle.
- 5. ADDRESS must be valid prior to, or coincident with, $\overline{\mathbf{E}}$ transition low and S transition high.
- 6. Transitions caused by a chip enable control have similar delays irrespective of whether \overline{E} or S causes them.

FIGURE 4. Timing diagrams.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89883
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL B	SHEET 10

WRITE CYCLE 1 - LATE WRITE $\overline{\mathbf{W}}$ CONTROLLED





FIGURE 4. <u>Timing diagrams</u> - Continued.


STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-89883
		REVISION LEVEL B	SHEET 11

DESC FORM 193A JUL 94

WRITE CYCLE 2 - EARLY WRITE, E CONTROLLED



WRITE CYCLE 3 - EARLY WRITE, S CONTROLLED



NOTES:

- 1. \overline{E} and \overline{W} must be low, S high, for WRITE cycle.
- 2. Write cycle time is measured from the last valid address to the first transitioning address.
- 3. Transition is measured ±500 mV from steady state voltage prior to change.
- If E goes low, or S goes high, simultaneously with W low, the output remains in high impedance state.
- 5. $\overline{\textbf{G}}$ is low for this Write cycle to show tWLQZ and tWHQX.

FIGURE 4. <u>Timing diagrams</u> - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89883
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL B	SHEET 12

DESC FORM 193A

JUL 94

4.3 <u>Quality conformance inspection</u>. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.

4.3.1 Group A inspection.

- a. Tests shall be as specified in table II herein.
- b. Subgroups 5 and 6 in table I, method 5005 of MIL-STD-883 shall be omitted.
- c. Subgroup 4 (C_{IN} and C_{OUT} measurements) shall be measured only for the initial test and after process or design changes which may affect capacitance. Sample size is 15 devices with no failures, and all input and output terminals tested.
- d. Subgroups 7 and 8 shall consist of verifying functionality of the device. These tests form a part of the vendors test tape and shall be maintained and available from the approved sources of supply.

4.3.2 Groups C and D inspections.

- a. End-point electrical parameters shall be as specified in table II herein.
- b. Steady-state life test conditions, method 1005 of MIL-STD-883.
 - (1) Test condition C or D using the circuit submitted with the certificate of compliance (see 3.6 herein).
 - (2) $T_A = +125$ °C, minimum.
 - (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

PACKAGING

5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-STD-883 (see 3.1 herein).

6. NOTES

- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.2 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
- 6.3 <u>Configuration control of SMD's.</u> All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-973 using DDForm 1692, Engineering Change Proposal MIL-STD-481 using DD form 1693, Engineering Change Proposal (Short Form).
- 6.4 <u>Record of users</u>. Military and industrial users shall inform Defense Electronics Supply Center when a system application requires configuration control and the applicable SMD. DESC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronics devices (FSC 5962) should contact DESC-EC, telephone (513) 296-6047.
- 6.5 <u>Comments</u>. Comments on this drawing should be directed to DESC-EC, Dayton, Ohio 45444, or telephone (513) 296-5377.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89883
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL B	SHEET 13

TABLE IIA. <u>Electrical test requirements</u>. <u>1/ 2/ 3/ 4/ 5/</u>

Line no.	Test Requirements	Subgroups (in accordance with MIL-STD-883, method 5005, table I)
1	Interim electrical parameters (see 4.2)	
2	Staic burn-in (method 1015)	Required
3	Same as line 1	
4	Dynamic burn-in (method 1015)	Not Required
5	Final electrical paramters	1*,2,3,7*, 8A,8B,9,10, 11
6	Group A test requirements	1,2,3,4**,7, 8A,8B,9,10, 11
7	Group C end-point electrical parameters	2,3,7, 8A,8B
8	Group D end-point electrical parameters	2,3,8A,8B,
9	Group E end-point electrical parameters	1,7,9

- 1/ Blank spaces indicate tests are not applicable.
- 2/ Any or all subgroups may be combined when using high-speed testers.
- 3/ Subgroups 7 and 8 functional tests shall verify the functionality of the device.
- 4/ * indicates PDA applies to subgroup 1 and 7.
- 5/ ** see 4.3.1c.

6.7 <u>Approved source of supply</u>. Approved sources of supply are listed in MIL-BUL-103. The vendors listed in MIL-BUL-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DESC-ECS.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89883
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL B	SHEET 14