| | | | | | | | | RI | EVIS | LONS | | | | | | | | | | |
|---|---------|--------------|---------------|----------------|------------------|------------------------|-------|------|-------|-------|------------|-----|----------|--------|--------------|-------------|--------------|------|------|----|
| LTR | | | | | D | ESCR | IPTI(| N | | | | | DATI | E (YR- | -MO-DA |) | | APPR | OVED | |
| A | Con | verte for | ed di nat. | Add | ng to led p | o one packa s 03 | ge, | outl | | | | | 93-09-14 | | | М | M. A. Frye | | | |
| В | | | | | | . M | | | at cl | nange | s, | | | 93-1 | 11-19 | • | М | . A. | Frye | |
| С | | | | outli ougho | | M, N | , an | d 9. | Edit | coria | 1 | | 94-06-06 | | | | M. A. Frye | | | |
| REV | С | С | , | | | | | | | | | | | | | | | | | |
| SHEET | 35 | 36 | | | | | | | | | | | | | | | | | | |
| REV | В | В | С | С | С | С | С | С | С | С | С | С | С | С | С | С | С | С | С | С |
| SHEET | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 2 5 | 26 | 27 | 28 | 29 | 30 | 31 | 32 | 33 | 34 |
| REV STAT | | | | RE | V | | С | С | С | В | В | В | В | В | В | В | В | В | В | В |
| OF SHEET | S | | | SH | EET | | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 |
| PMIC N/A | | | | | ARED B | | | | | Di | EFENS | | | | | PPLY 454 | CENT | rer. | | |
| STANDARDIZED MILITARY DRAWING CHECKED BY Rajesh Pithadia | | | | | | | | | | | | | | | | | | | | |
| THIS DRAWI FOR USE BY | ALL DE | PARTME | NTS | 1 | OVED B | | | | | 200 | 0 G. | ATE | • | GRAI | IMA B | • | IGIT LOGI | - | | 4 |
| AND AGE DEPARTME | NT OF D | | | | ING AP 92-07- | PROVAL 29 | DATE | | | SIZ | | I | E COI | | I | 52-R | 9948 | | | |
| AMSC N/ | А | | | REVI | SION L | EVEL | С | | - | A | | F | 5726 | | | | | _ | | |

SHEET

DESC FORM 193

JUL 91


<u>DISTRIBUTION STATEMENT A</u>. Approved for public release; distribution is unlimited.

5962-<u>E</u>183-94

OF **3**6

1. SCOPE

- 1.1 <u>Scope</u>. This drawing forms a part of a one part one part number documentation system (see 6.6 herein). Two product assurance classes consisting of military high reliability (device classes Q and M) and space application (device class V), and a choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). Device class M microcircuits represent non-JAN class B microcircuits in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices". When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN.
 - 1.2 PIN. The PIN shall be as shown in the following example:



- 1.2.1 <u>RHA designator</u>. Device class M RHA marked devices shall meet the MIL-I-38535 appendix A specified RHA levels and shall be marked with the appropriate RHA designator. Device classes Q and V RHA marked devices shall meet the MIL-I-38535 specified RHA levels and shall be marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.
 - 1.2.2 <u>Device type(s)</u>. The device type(s) shall identify the circuit function as follows:

| Device type | <u>Generic number</u> | <u>Circuit function</u> | Toggle Speed |
|-------------|-----------------------|----------------------------------|--------------|
| 01 | 3020-50 | 8x8 2000 gate programmable array | 50 MHz |
| 02 | 3020-70 | 8x8 2000 gate programmable array | 70 MHz |
| 03 | 3020-100 | 8x8 2000 gate programmable array | 100 MHz |
| 04 | 3020-125 | 8x8 2000 gate programmable array | 125 MHz |

1.2.3 <u>Device class designator</u>. The device class designator shall be a single letter identifying the product assurance level as follows:

| Device class | Device requirements documentation |
|--------------|---|
| М | Vendor self-certification to the requirements for non-JAN class B microcircuits in accordance with 1.2.1 of MIL-STD-883 |

Q or V Certification and qualification to MIL-I-38535

1.2.4 <u>Case outline(s)</u>. The case outlines shall be as designated in MIL-STD-1835 and as follows:

| Outline letter | Descriptive designator | Terminals | Package style | |
|----------------|------------------------|---------------|----------------------------|----|
| χ | CMGA15-PN | 84 1/ | Pin grid array package | |
| Y | See figure 1 | 100 | Quad flat package | |
| Z | CMGA3-PN | 84 <u>1</u> / | Pin grid array package | |
| U | CQCC1-F100 | 100 | Unformed-lead chip carrier | 2/ |
| T | See figure 1 | 100 | Quad flat package | |
| M | See figure 1 | 100 | Quad flat package | |
| N | See figure 1 | 100 | Quad flat package | |
| 9 | See figure 1 | 100 | Quad flat package | |

1.2.5 <u>Lead finish</u>. The lead finish share be as specified in MIL-STD-883 (see 3.1 herein) for class M or MIL-I-38535 for classes Q and V. Finish Letter "X" shall not be marked on the procincuit or its packaging. The "X" designation is for use in specifications when lead finishes A, B, and C are dered acceptable and interchangeable without preference.

/ 84 = actual number of pins used, not maximum listed in MIL-STD-1835

2/ Pin 1 is the middle pin on the side with center justified identifier mark. Mark may be a notch, dot, or triangle.

| STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER | SIZE A | , | 5962-89948 |
|---|-----------|---------------------|------------|
| DAYTON, OHIO 45444 | | REVISION LEVEL C | SHEET 2 |

| 1.3 Absolute maximum ratings. 3/ Supply voltage range to ground potential (V _{CC}) DC input voltage range | 0.5 V dc 0.5 V dc +260°C See MIL-ST 10°C/W 4/ +150°C 5/ | , | |
|--|--|---|------------------------------|
| 1.4 Recommended operating conditions. 6/ Case operating temperature Range(T_C) | – +4.5 V dc | 125°C minimum to +5.5 V dc maxi | a um |
| 1.5 <u>Digital Logic testing for device classes Q and V</u> . Fault coverage measurement of manufacturing Logic tests in accordance with MIL-I-38535 | - 95 percen | t | |
| 2. APPLICABLE DOCUMENTS | | | |
| 2.1 Government specification, standards, bulletin, and specification, standards, bulletin, and handbook of the is of Specifications and Standards specified in the solicitat herein. | sue listed in tha | it issue of the Department | of Defense Index |
| SPECIFICATION | | | |
| MILITARY | | | |
| MIL-I-38535 - Integrated Circuits, Manuf | acturing, General | Specification for. | |
| STANDARDS | | | |
| MILITARY | | | |
| MIL-STD-883 - Test Methods and Procedures for M MIL-STD-973 - Configuration Management. MIL-STD-1835 - Microcircuit Case Outlines. | icroelectronics. | | |
| BULLETIN | | | |
| MILITARY | | | |
| MIL-BUL-103 - List of Standardized Milit | ary Drawings (SMD | r's). | |
| HANDBOOK | | | |
| MILITARY | | | |
| MIL-HDBK-780 - Standardized Military Draw | ings. | | |
| (Copies of the specification, standards, bulletin, and specific acquisition functions should be obtained from the activity.) | handbook required contracting acti | I by manufacturers in conn vity or as directed by th | ection with e contracting |
| 3/ Stresses above the absolute maximum rating may cause maximum levels may degrade performance and affect re 4/ When a thermal resistance for this case is specified indicated herein. 5/ Maximum junction temperature shall not be exceeded ex conditions in accordance with method 5004 of MIL-STD-6/ All voltage values in this drawing are with respect to | liability. in MIL-STD-1835 t cept for allowabl 883. | hat value shall supersede | the value |
| STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER | SIZE A | | 5962-89948 |
| DAYTON, OHIO 45444 | | REVISION LEVEL C | SHEET 3 |

2.2 <u>Non-Government publications</u>. The following documents form a part of this document to the extent specified herein. Unless otherwise specified, the issues of the documents which are DoD adopted are those listed in the issue of the DODISS cited in the solicitation. Unless otherwise specified, the issues of documents not listed in the DODISS are the issues of the documents cited in the solicitation.

AMERICAN SOCIETY FOR TESTING AND MATERIALS (ASTM)

ASTM Standard F1192-88 - Standard Guide for the Measurement of Single Event Phenomena from Heavy Ion Irradiation of Semiconductor Devices.

(Applications for copies of ASTM publications should be addressed to the American Society for Testing and Materials, 1916 Race Street, Philadelphia, PA 19103.)

ELECTRONICS INDUSTRIES ASSOCIATION (EIA)

JEDEC Standard No. 17 - A Standardized Test Procedure for the Characterization of Latch-up in CMOS Integrated Circuits.

(Applications for copies should be addressed to the Electronics Industries Association, 2001 Pennsylvania Street, N.W., Washington, DC 20006.)

(Non-Government standards and other publications are normally available from the organizations that prepare or distribute the documents. These documents also may be available in or through libraries or other informational services.)

2.3 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence.

REQUIREMENTS

- 3.1 <u>Item requirements</u>. The individual item requirements for device class M shall be in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices" and as specified herein. The individual item requirements for device classes Q and V shall be in accordance with MIL-I-38535, the device manufacturer's Quality Management (QM) plan, and as specified herein.
- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-STD-883 (see 3.1 herein) for device class M and MIL-I-38535 for device classes Q and V and herein.
 - 3.2.1 Case outline(s). The case outline(s) shall be in accordance with figure 1 and 1.2.4 herein.
 - 3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 2.
 - 3.2.3 Logic block diagram. The logic block diagram shall be as specified in figure 3.
- 3.2.4 <u>Radiation exposure circuit</u>. The radiation exposure circuit will be provided when RHA product becomes available.
- 3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full case operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table IIA. The electrical tests for each subgroup are defined in table I.
- 3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. Marking for device class M shall be in accordance with MIL-STD-883 (see 3.1 herein). In addition, the manufacturer's PIN may also be marked as listed in MIL-BUL-103. Marking for device classes Q and V shall be in accordance with MIL-I-38535.
- 3.5.1 <u>Certification/compliance mark</u>. The compliance mark for device class M shall be a "C" as required in MIL-STD-883 (see 3.1 herein). The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-I-38535.

| STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER | SIZE A | | 5962-89948 |
|---|-----------|---------------------|------------|
| DAYTON, OHIO 45444 | | ⊮ZVISION LEVEL B | SHEET 4 |

- 3.6 <u>Certificate of compliance</u>. For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-BUL-103 (see 6.8.2 herein). For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.8.1 herein). The certificate of compliance submitted to DESC-EC prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device class M, the requirements of MIL-STD-883 (see 3.1 herein), or for device classes Q and V, the requirements of MIL-I-38535 and the requirements herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device class M in MIL-STD-883 (see 3.1 herein) or for device classes Q and V in MIL-I-38535 shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 <u>Notification of change for device class M</u>. For device class M, notification to DESC-EC of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change as defined in MIL-STD-973.
- 3.9 <u>Verification and review for device class M.</u> For device class M, DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
- 3.10 <u>Microcircuit group assignment for device class M</u>. Device class M devices covered by this drawing shall be in microcircuit group number 42 (see MIL-I-38535, appendix A).
 - 3.11 Operational notes. Additional information shall be provided by the device manufacturer (see 6.7 herein).
 - 4. QUALITY ASSURANCE PROVISIONS
- 4.1 <u>Sampling and inspection</u>. For device class M, sampling and inspection procedures shall be in accordance with MIL-STD-883 (see 3.1 herein). For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-I-38535 and the device manufacturer's QM plan.
- 4.2 <u>Screening</u>. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. For device classes Q and V, screening shall be in accordance with MIL-I-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection.
 - 4.2.1 Additional criteria for device classes M.
 - a. Delete the sequence specified as initial (pre-burn-in) electrical parameters through interim (post-burn-in) electrical parameters of method 5004 and substitute lines 1 through 6 of table IIA herein.
 - b. For device class M, the test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. For device class M the test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
 - c. Interim and final electrical test parameters shall be as specified in table IIA herein.

| STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER | SIZE A | | 5962-89948 |
|---|-----------|---------------------|------------|
| DAYTON, OHIO 45444 | | REVISION LEVEL B | SHEET 5 |

| igh level output voltage | v _{oH} | $4.5 \text{ V} \leq \text{V}_{CC} \leq 5.5$ $-55^{\circ}\text{C} \leq \text{T}_{C} \leq +125^{\circ}$ unless otherwise specially of the contraction of the contr | °C cified | subgroups | type | Min | Max | İ |
|--|----------------------|---|-----------|-----------|--------------|----------------|--|--------------|
| ligh level output voltage | | V _{CC} = 4.5 V, V _{IL} = 0.8 I _{OH} = -4.0 mA, V _{IH} = 2 | | | <u> </u> | 1 | | <u> </u> |
| | | ! | .0 v | 1,2,3 | ALL | 3.7 | Activities of the Control of the Con | v |
| | | V_{CC} = 4.5 V and 5.5 V, V_{IL} = 0.9 V and 1.1 V, V_{IH} = 3.15 V and 3.85 V I_{OH} = -4.0 mA | ۷, | | | | | |
| ow level output voltage | V _{OL} | V _{CC} = 5.5 V, I _{OL} = 4.0 V _{IL} = 0.8 V, V _{IH} = 2.0 | mA V | 1,2,3 | ALL | | 0.4 | V |
| | | V _{CC} = 4.5 V and 5.5 V, V _{IL} = 0.9 V and 1.1 V, V _{IH} = 3.15 V and 3.85 V I _{OL} = 4.0 mA | v, | | | | | |
| Operating power supply current | 1 _{cc} | v _{cc} = 5.5 v <u>1</u> / | | 1,2,3 | 01 | | 245 | mA |
| | İ | | Ì | | 02 | <u> </u> | 250 | ! ! |
| | | | | | 03 | 1 | 260 | ļ |
| | | | | | 04 | | 270 | |
| Quiescent power supply current | ^I cco | CMOS inputs, V _{CC} = V _{IN} = 5.5 V | | 1,2,3 | ALL | | 1.0 | mA |
| Quiescent power supply current | Icco | TTL inputs, V _{CC} = V _{IN} = 5.5 V | | 1,2,3 | ALL | | 15 | mA |
| Power-down supply current | ICCPD | | | 1,2,3 | ALL | | 0.5 | mA |
| Input Leakage current | IIL | $ V_{CC} = 5.5 \text{ V}, V_{IN} = 0 \text{ V}$ and 5.5 V | | 1,2,3 | ALL | -20 | 20 | <u>µ</u> А |
| Output leakage current | IOL | $V_{CC} = 5.5 \text{ V}, V_{IN} = 0 \text{ V}$ and 5.5 V | | 1,2,3 | All | -20 | 20 | μα |
| Horizontal long line, pull-up current | IRLL | V _{CC} = 5.5 V, V _{IN} = 0 V and 5.5 V | | 1,2,3 | All | | 2.5 | mA |
| See footnotes at end of t | table. | | | | | | • | |
| MILITA | NDARDIZE ARY DRAW | ving [| SIZE A | | | | 5962 | -8994 |
| DEFENSE ELECTRO DAYTON, | | | · | RE | VISION I | FVRI. | SHEET | r |

6

 ${\sf TABLE\ I.}\quad \underline{\sf Electrical\ performance\ characteristics}\ -\ {\sf Continued.}$

| Test | Symbol | Conditions | Group A | Device | <u>Li</u> | Unit | |
|--|------------------|--|-------------------|--------|-------------------------|------------------------|----|
| | | 4.5 V ≤ V _{CC} ≤ 5.5 V -55°C ≤ T _C ≤ +125°C unless otherwise specified | subgroups | type | Min | Max | |
| High level input voltage | v _{IHT} | TTL inputs | 1,2,3 | ALL | 2.0 | | ٧ |
| Low level input voltage | V _{ILT} | TTL inputs | 1,2,3 | ALL | 1 | 0.8 | ٧ |
| High level input voltage | v _{IHC} | CMOS inputs | 1,2,3 | ALL | 0.7 V _{CC} | | V |
| Low level input voltage | A ^{IFC} | CMOS inputs | 1,2,3 | ALL | | 0.2 V _{CC} | V |
| Power down (PWRDWN) voltage 2/ | v _{PD} | | 1,2,3 | ALL | 3.5 | | ٧ |
| Input capacitance except XTL1 and XTL2 | c ^{IM} | See 4.4.1e | 4 | ALL | | 10 | рF |
| Input capacitance XTL1 and XTL2 | c _{IN} | | 4 | All | | 15 | pF |
| Output capacitance | C _{OUT} | See 4.4.1e | 4 | All | | 10 | pF |
| Functional test | | See 4.4.1c | 7,8A,8B | All | | | |
| Interconnect + t _{PID} + | t _{B1} | Measured on 8 columns | 9,10,11 | 01 | | 136 | ns |
| 8(t _{ILO)} + t _{OP} | 1 | | | 02 | | 87 | |
| | | | | 03 | | 66 | |
| | | | | 04 | | 52 | |
| tcKO + tICK + tCKI + | t _{B2} | Tested on all CLB's | 9,10,11 | 01 | | 32 | ns |
| | | | | 02 | | 21 | |
| | | | | 03 | | 18 | |
| | | | | 04 | 1 | 1 15 | |

See footnotes at end of table.

| STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER | SIZE A | | 5962-89948 |
|---|-----------|----------------|------------|
| DAYTON, OHIO 45444 | | CEVISION LEVEL | SHEET 7 |

| Test | Symbol | Conditions 4.5 V \leq V _{CC} \leq 5.5 -55°C \leq T _C \leq +125° | v | Group A | | Lin | nits | Unit |
|---|-----------------|---|------------|---------|------------|------|------------|--------|
| | | -55° C ≤ T_{C}^{\sim} ≤ +125° unless otherwise spec | c ified | | | Min | Max | |
| Interconnect + | t _{B3} | Tested on all CLB's | | 9,10,11 | 01 | | 53 | ns |
| tcko + tqlo + t _{ilo} + t _{dick} | | | | | 02 | | 34 | |
| | | • | | | 03 | | 26 | |
| | | | | | 04 | | 22 | |
| tILO + tECCK + | t _{B4} | Tested on all CLB's | | 9,10,11 | 01 | | 35 | ns |
| interconnect | | | | | 02 | | 23 | |
| | | [| ļ | | 03 | | 18 | |
| | | | | | 04 | | 15 | |
| tokpo + tops - topp + tpick | t _{B5} | Tested on all CLB's | | 9,10,11 | 01 | | 73 | ns |
| topf + tpick | | | | 02 | | 53 | | |
| | | | | | 03 | | 44 | |
| | | | | | 04 | | 40 | |
| Interconnect + | | 1 | 9,10,11 | 01 | | 73 | ns | |
| tcKO + tQLO + tpus + tICK | | | | | 02 | | 48 | |
| | | | | | 03 | | 34 | |
| | İ | | | | 04 | | 30 | |
| Interconnect + | t _{B7} | Other long line pull-u | p 9,1 | 9,10,11 | 01 | | 83 | ns |
| ^t CKO ^{+ t} QLO ⁺ ^t PUS ^{+ t} ICK | B' | | | | 02 | | 55 | |
| PUS ICK | | | | | 03 | | 41 | |
| | İ | | | | 04 | | 3 5 | |
| Interconnect + | t _{B8} | No pull-up, lower long | lines | 9,10,11 | 01 | | 47 | ns |
| tcKO + tQLO + tIO + tICK | 00 | | | | 02 | | 31 | |
| 10 100 | | | ĺ | | 03 | | 24 | |
| | | | | | 04 | | 21 | |
| Interconnect + | t _{B9} | No pull-up, upper long | lines | 9,10,11 | 01 | | 57 | ns |
| tcKO ^{+ t} QLO ⁺ tcK + to | | - | | | 02 | | 38 | |
| CICK , CIO | İ | | | | 03 | | 31 | |
| | i | | | | 04 | | 26 | |
| See footnotes at end | of table. | | , | | _ | | | |
| | TANDARDIZ | | SIZ | | • | | 5962 | -89948 |
| DEFENSE ELEC | | UPPLY CENTER | | | REVISION L | FVEI | SHEET | |
| | • | | | - 1 | B | | 1 | 8 |

TABLE I. <u>Electrical performance characteristics</u> - Continued.

| Test | Symbol | Conditions | Group A | Device | <u>Li</u> | mits | Unit |
|--|------------------|--|----------------------|--------|---------------|----------|---------------|
| | | $4.5 \text{ V} \leq \text{V}_{CC} \leq 5.5 \text{ V}$ $-55^{\circ}\text{C} \leq \text{T}_{C} \leq +125^{\circ}\text{C}$ unless otherwise specified | subgroups | type | Min | Max | |
| Logic input to output | tILO | See figure 4 | <u>3</u> / | 01 | <u> </u> | 14 | กร |
| (combinatorial) | | | | 02 | <u> </u> | 9.0 | |
| | | | | 03 | | 7 | |
| | | | | 04 | | 5.5 | |
| Reset input to output | t _{RIO} | | <u>3</u> / | 01 | | 15 | ns |
| | | | | 02 | _ | 8.0 | |
| | | | | 03 | | 7 | |
| | | | | 04 | | 6 | |
| Reset direct width | t _{RPW} | | <u>3</u> / | 01 | 12 | <u> </u> | ns |
| | | | | 02 | 8.0 | <u> </u> | |
| | 1 | | | 03 | 7 | | |
| | | | | 04 | 6 | | |
| Master reset pin to CLB | t _{MRQ} | | <u>3</u> / | 01 | <u> </u> | 40 | ns |
| output (X and Y) | | | | 02 | <u> </u> | 34 | |
| | | | | 03 | <u> </u> | 19 | |
| | | _ | | 04 | <u> </u> | 17 | <u> </u> |
| K clock input to CLB output | t _{CKO} | | <u>3</u> / | 01 | | 12 | l ns |
| | | | | 02 | | 8.0 | ! ! |
| | | | | 03 | | 6 | |
| | | _ | | 04 | | 5 | <u> </u> |
| Clock K to outputs X or Y when Q is returned thru function | t _{QLO} | | <u>3</u> / | 01 | | 25 | ns |
| generators F or G to drive X or y | | | | 03 | | 10 | |
| at ive x or y | | | | 04 | | 8 | |

See footnotes at end of table.

| STANDARDIZED MILITARY DRAWING | SIZE A | | 5962-89948 |
|--|-----------|---------------------|------------|
| DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 | | REVISION LEVEL B | SHEET 9 |

| Test | Symbol | Conditions | Group A | Device | Lim | its | Unit |
|----------------------------------|------------------------|--|------------|--------|-----|----------|-------------|
| | | $4.5 \text{ V} \leq \text{V}_{CC} \leq 5.5 \text{ V}$ $-55^{\circ}\text{C} \leq \text{T}_{C} \leq +125^{\circ}\text{C}$ unless otherwise specified | subgroups | type | Min | Мах | |
| K clock logic-input | t _{ICK} | See figure 4 | <u>3</u> / | 01 | 12 | | ns |
| setup | | | | 02 | 8.0 | | |
| | | | | 03 | 7 | | |
| | | | | 04 | 5.5 | | |
| K clock logic-input hold | tcKI | | <u>3</u> / | ALL | 1.0 | | ns |
| Logic input setup to K | tDICK | | 3/ | 01 | 8.0 | | ns |
| clock | | | | 02 | 5_0 | | |
| | | | | 03 | 4 | | |
| | <u> </u> | | | 04 | 3 | | |
| Logic input hold from K | t _{CKDI} | | 3/ | 01 | 6.0 | | ns |
| clock | | | | 02 | 4.0 | ! | ! |
| | [| | | 03 | 2 | <u> </u> | |
| | <u> </u> | | | 04 | 1.5 | 1 | |
| Logic input setup to | t _{ECCK} | | 3/ | 01 | 10 | | ns |
| enable clock | | | | 02 | 7.0 | | 1 [[|
| | | | <u> </u> | 03 | 5 | | |
| | | _ | | 04 | 4.5 | ļ | |
| Logic input hold to enable clock | tCKEC | | <u>3</u> / | ALL | 2.5 | | ns |
| Clock (high) <u>4</u> / | It _{CH} | | 3/ | 01 | 9.0 | <u> </u> | ns |
| - - | " | | | 02 | 5.0 | | ļ |
| | İ | 1 | ! | 03 | 4 | | |

See footnotes at end of table.

| STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER | SIZE A | · | 5962-89948 |
|---|-----------|----------------|-------------|
| DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 | | REVISION LEVEL | SHEET 10 |

| Test | Symbol | Conditions | Group A | Device | Li: | mits | Unit |
|---|----------------------------|--|------------------|-------------|----------|----------|-----------|
| | | 4.5 V \leq V _{CC} \leq 5.5 V -55°C \leq T _C \leq +125°C unless otherwise specified | subgroups | type | Min | Max | |
| Clock (low) <u>4</u> / | t _{CL} | See figure 4 | <u>3</u> / | 01 | 9.0 | | ns |
| | | | | 02 | 7.0 | <u> </u> | _ |
| İ | <u> </u> | | | 03_ | 4 | | _ |
| | <u> </u> | | | 04 | 3 | | <u> </u> |
| ad (package pin) to | t _{PID} | | <u>3</u> / | 01 | | 10.0 | ns |
| input direct | 10 | | | 02 | | 6.0 | _ |
| ! | ! ! | • | | 03 | | 4 | _ |
| | | | | 04 | | 3 | |
| Fast (cmos only) input pad | pad t _{pacc} 3/ | <u>3</u> / | 01 | | 8.5 | ns | |
| through clock buffer to any CLB or IOB clock input. | | | | 02 03,04 | | 6.5 | _ |
| I/O clock to I/O RI | RI t _{IKRI} | 3/ | 01 | | 111 | ns | |
| input (FF) | | | | 02 | | 5.5 | _ |
| | } } | | | 03 | | 4 | _ _ |
| | | | | 04_ | | 3 | |
| I/O clock to pad-input | t _{PICK} | | <u>3</u> / | 01 | 30 | | _ ns |
| setup | I | | _ | 02 | 20 | | _ |
| | İ | | | 03 | 117 | | _ |
| | | | | 04 | 16 | | |
| I/O clock to pad-input hold | t IKPI | | <u>3</u> / | All | 1.0 | | ns |
| I/O clock to pad (fast) | t _{OKPO} | | <u>3</u> / | 01 | | 18 | _ ns |
| | | | | 02 | <u> </u> | 13 | _ |
| | | | ļ ! | 03 | | 10 | _ |
| | | | 1 | 04 | | 9 | |

| STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER | SIZE A | | 5962-89948 |
|---|-----------|---------------------|------------|
| DAYTON, OHIO 45444 | | CEVISION LEVEL B | SHEET |

| Test | Symbol | Conditions | Group | | Lin | nits | Unit |
|--|-------------------|---|-----------------|----------|----------|----------|--|
| | | 4.5 $V \le V_{CC} \le 5.5$ -55°C $\le T_C \le +125$ °C unless otherwise spec | / subgrou | ups type | Min | Max | |
| I/O clock to pad-output | took | See figure 4 | 3/ | 01 | 15 | | ns |
| setup | | | | 02 | 10 | <u> </u> | _ |
| | | | | 03 | 9 | | _ |
| | | | | 04 | 8 | | |
| I/O clock to pad-output hold | t _{OKO} | | <u>3</u> / | All | 1 | | ns |
| I/O clock (high) <u>5</u> / | t _{IOH} | | 3/ | 01 | 9.0 | | ns |
| | 20.7 | | | 02 | 5.0 | | _ |
| | | | | 03 | 4 | <u> </u> | _ |
| | | | | 04 | 3 | | ļ |
| I/O clock (low) <u>5</u> / | tIOL | | <u>3</u> / | 01 | 9.0 | | ns |
| | | | | 02 | 5.0 | | _ |
| | | | | 03 | 4 | ļ | - |
| | | | | 04 | 3 | | |
| Output (enabled fast) | t _{OPF} | | <u>3</u> / | 01 | 15 ns | ns | |
| to pad | | | | 02 | | 9.0 | - |
| | | | | 03 | | 6 | - |
| | ļ | | | 04 | | 5 | |
| Output (enabled slow) | tops | | <u>3</u> / | 01 | | 40 | ns |
| to pad | | | | 02 | | 33 | - |
| | | | | 03 | | 24 | <u>-</u> |
| and any construction of the construction of th | | - | ļ <u>-</u> | 04 | | 20 | |
| Three-state to pad begin high impedance (fast) | t _{TSHZ} | | <u>3</u> / | 01 | <u> </u> | 14 | _ ns |
| Trigit impedditive (1851) | | | | 02 | + | 12 | <u>-</u> |
| | | - | | . 03 | | 10 | _ - |
| | | <u> </u> | | 04 | <u> </u> | 9 | <u> i </u> |
| ee footnotes at end of tal | ble. | | , | | | | |
| STANI MILITAI | DARDIZI | | SIZE A | • | | 596 | 2-89948 |

В

12

| Test | Symbol | ol Conditions 4.5 V ≤ V _{CC} ≤ 5.5 V -55°C ≤ T _C ≤ +125°C unless otherwise specified | Group A subgroups | Device | Lin | nits | Unit |
|---|------------------------------|---|----------------------|--------|-----|---------|----------|
| | | | | type | Min | Max | |
| Three-state to pad end | t _{TSON} | See figure 4 | <u>3</u> / | 01 | | 20 | ns |
| high impedance (fast) | | | | 02 | | 14 | |
| | | | | 03 | | 12 | |
| | <u> </u> | | | 04 | | 11 | |
| Master RESET to input RI | t _{RRI} | | <u>3</u> / | 01 | | 35 | ns |
| | ""2 | | | 02 | | 23 | - |
| | | | | 03,04 | | 20 | |
| Master RESET to output | t _{RPO} | | <u>3</u> / | 01 | | 50 | ns |
| (FF) | " | | | 02 | | 33 | |
| | Ì | | | 03 | | 28 | |
| | Ì | | | 04 | | 26 | |
| Bidirectional buffer | nal buffer t _{BIDI} | | 3/ | 01 | | 4.0 | ns |
| delay | BIVI | | | 02 | | 2.0 | |
| | | | | 03 | | 1.8 | |
| | | | | 04 | | 1.7 | |
| TBUF data input to | t _{IO} | - | 3/ | 01 | | 8.0 | ns |
| output | 10 | | | 02 | | 5.0 | |
| | | | | 03 | | 4.7 | ! |
| | | | | 04 | | 4.5 | Í L |
| TBUF three-state to output active and valid | ton | - | <u>3</u> / | All | | 14 | ns |
| (single pull-up) double pull-up | | _ | | | | 15 | |
| TBUF three-state to output inactive (single | t _{PUS} | | <u>3</u> / | 01 | | 34 | ns |
| pull-up) | | | | 02,03 | | 22 | ļ |

See footnotes at end of table.

| STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER | SIZE A | | 5962-89948 |
|---|-----------|---------------------|-------------|
| DAYTON, OHIO 45444 | | REVISION LEVEL B | SHEET 13 |

TABLE I. <u>Electrical performance characteristics</u> - Continued.

| Test | Symbol | Conditions | Group A | Device | <u>Li</u> | mits | Unit |
|---|------------------|---|------------|----------|-----------|------|------|
| | | 4.5 $V \le V_{CC} \le 5.5 V$ -55°C $\le T_C \le +125$ °C unless otherwise specified | subgroups | type | Min | Max | |
| TBUF three-state to output inactive (pair | t _{PUF} | See figure 4 | <u>3</u> / | 01 | | 17 | ns |
| of pull-ups) | | | | 02,03,04 | | 11 | |

1/ Tested initially and after any design or process change that may affect this parameter and guaranteed to the limits specified in table I with the following conditions:

Global clock at 16MHz for device 01, and 25 MHz for devices 02, 03, and 04.

5 outputs at 5 MHz $\,$

15 outputs at 1 MHz

Alternate clock at 10 MHz

20 configurable logic blocks (CLB) at 5 MHz

30 CLBs at 1 MHz

10 horizontal long lines at 5 MHz


10 vertical long lines at 1 MHz

15 inputs at 5 MHz

3 inputs at 10 MHz

- $\underline{2}/\overline{\mbox{ PWRDWN}}$ transitions must occur during operational \mbox{V}_{CC} levels.
- 3/ Parameter is not directly tested. Devices are first 100 percent functionally tested. Benchmark patterns ($t_{\rm B1-9}$) are then used to determine the compliance of this parameter. Characterization data are taken at initial device testing, prior to the introduction of significant changes, and at least twice yearly to monitor correlation between benchmark patterns and this parameter (class M only).
- $\underline{4}$ / Minimum CLOCK widths for the auxiliary buffer are 1.25 times the t_{CH} and t_{CL} .
- 5/ These parameters are for clock pulses internal to the chip. Externally applied clock, increases value by 20 percent.

| STANDARDIZED MILITARY DRAWING | SIZE A | - | 5962-89948 |
|--|-----------|----------------|-------------|
| DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 | | REVISION LEVEL | SHEET 14 |




NOTES:

- 1. Dimensions are in inches.
- The US government preferred system of measurement is the metric SI system. However, this item was
 originally designed using inch-pound units of measurement. In the event of conflict between the metric
 and inch-pound units, the inch-pound units shall take precedence.
- 3. Pin 1 identifier location. Pin 1 is the middle pin on the side with center justified identifier mark. May be a notch, dot, or triangle.
- 4. Top side mark location, product mark is located on the nonlid side of package; i.e., lid side facing down. When mounted in this position, the pin out is clockwise.

FIGURE 1. Case outline.


| STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER | SIZE A | | 5962-89948 |
|---|-----------|----------------|-------------|
| DAYTON, OHIO 45444 | | REVISION LEVEL | SHEET 15 |



- 1. Dimensions are in inches.
- 2. The US government preferred system of measurement is the metric SI system. However, this item was originally designed using incompound units of measurement. In the metric and inch-pound units, the inch-pound units shall take precedence.
- Pin 1 identifier Location. Pin 1 is the middle pin on the side identifier mark. May be a notch, dot, or triangle.
- 4. Top side mark location, product mark is located on the lid side of package; i.e., lid side facing up. When mounted in this position, the pin out is counterclockwise

FIGURE 1. Case outlin / Continued.

| STANDARDIZED MILITARY DRAWING | SIZE A | · | 5962-89948 |
|--|-----------|---------------------|-------------|
| DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 | | REVISION LEVEL B | SHEET 16 |




NOTES:

- Top side mark location, product mark is located on the Lid side of package; i.e., Lid side facing up.
 When mounted in this position, the pin out is counterclockwise
- 2. Dimensions are in inches.
- 3. The US goverment preferred system of measurement is the metric SI system. However, this item was originally designed using inch-pound units of measurement. In the event of conflict between the metric and inch-pound units, the inch-pound units shall take precedence.
- Pin 1 identifier location. Pin 1 is the middle pin on the side with center justified identifier mark. May be a notch, dot, or triangle.
- 5. The leads of this package style shall be protected from mechanical distortion and damage such that dimensions pertaining to relative lead/body "true positions" and lead "coplanarity" are always maintained until the next higher level package attachment process is complete. Package lead protection mechanisms (tie bars) are shown on the drawing for reference only. When microcircuit devices contained in this package style are shipped for use in Government equipment, or shipped directly to the Government as spare parts or mechanical qualification samples, lead "true position" and "coplanarity" protection shall be in place.

FIGURE 1. <u>Case outline</u> - Continued.


| STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 | SIZE A | | 5962-89948 |
|--|-----------|---------------------|-------------|
| | | REVISION LEVEL C | SHEET 17 |



| Inches | mm | Inches | mm |
|--------|------|--------|-------|
| .002 | 0.05 | .025 | 0.64 |
| .006 | 0.15 | .028 | 0.71 |
| .008 | 0.20 | .030 | 0.76 |
| .009 | 0.23 | .090 | 2.29 |
| .010 | 0.25 | .120 | 3.05 |
| .020 | 0.51 | .600 | 15.24 |
| .022 | 0.56 | .750 | 19.05 |
| | | 2.550 | 64.77 |

FIGURE 1. <u>Case outline</u> - Continued.

| STANDARDIZED MILITARY DRAWING | SIZE A | | 5962-89948 |
|--|-----------|---------------|-------------|
| DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 | | EVISION LEVEL | SHEET 18 |



NOTES:


- 1. Top side mark location, product mark is located on the lid side of package; i.e., lid side facing up. When mounted in this position, the pin out is counterclockwise
- 2. Dimensions are in inches.
- 3. The US government preferred system of measurement is the metric SI system. However, this item was originally designed using inch-pound units of measurement. In the event of conflict between the metric and inch-pound units, the inch-pound units shall take precedence.

4. Pin 1 identifier location. Pin 1 is the middle pin on the side with center justified identifier mark. May be a notch, dot, or triangle.

5. The leads of this package style shall be protected from mechanical distortion and damage such that dimensions pertaining to relative lead/body "true positions" and lead "coplanarity" are always maintained until the next higher level package attachment process is complete. Package lead protection mechanisms (tie bars) are shown on the drawing for reference only. When microcircuit devices contained in this package style are shipped for use in Government equipment, or shipped directly to the Government as spare parts or mechanical qualification samples, lead "true position" and "coplanarity" protection shall be in place.

FIGURE 1. <u>Case outline</u> - Continued.


| STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER | SIZE A | - | 5962-89948 |
|---|-----------|---------------------|------------|
| DAYTON, OHIO 45444 | | REVISION LEVEL C | SHEET |




| Inches | mm | Inches | mm | |
|--------|------|--------|-------|-------|
| | .002 | 0.05 | .025 | 0.64 |
| | .006 | 0.15 | .028 | 0.71 |
| | .008 | 0.20 | .030 | 0.76 |
| | .009 | 0.23 | .090 | 2.29 |
| | .010 | 0.25 | .120 | 3.05 |
| | .020 | 0.51 | .600 | 15.24 |
| | .022 | 0.56 | .750 | 19.05 |
| | | İ | 2.550 | 64.77 |

FIGURE 1. <u>Case outline</u> - Continued.

| STANDARDIZED MILITARY DRAWING | SIZE A | | 5962-89948 |
|--|-----------|----------------|-------------|
| DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 | | REVISION LEVEL | SHEET 20 |





NOTES:

- 1. Dimensions are in inches.
- The US government preferred system of measurement is the metric SI system. However, this item was originally designed using inch-pound units of measurement. In the event of conflict between the metric and inch-pound units, the inch-pound units shall take precedence.
- Pin 1 identifier location. Pin 1 is the middle pin on the side with center justified identifier mark. May be a notch, dot, or triangle or other metallized feature.
- Top side mark location, product mark is located on the lid side of package; i.e., lid side facing up. When mounted in this position, the pin out is counterclockwise
- 5. The leads of this package style shall be protected from mechanical distortion and damage such that dimensions pertaining to relative lead/body "true positions" and lead "coplanarity" are always maintained until the next higher level package attachment process is complete. Package lead protection mechanisms (tie bars) are shown on the drawing for reference only. When microcircuit devices contained in this package style are shipped for use in Government equipment, or shipped directly to the Government as spare parts or mechanical qualification samples, lead "true position" and "coplanarity" protection shall be in place.

FIGURE 1. <u>Case outline</u> - Continued.

| STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 | SIZE A | | 5962-89948 |
|--|-----------|---------------------|------------|
| | | PEVISION LEVEL C | SHEET 22 |

Case outline X and Z

| Device types | ALL | Device types | ALL | Device types | ALL |
|---|--|---|---|---|---|
| Terminal number | Terminal symbol | Terminal number | Terminal symbol | Terminal number | Terminal symbol |
| A1 A2 A3 A4 A5 A6 A7 A8 A9 A10 A11 B1 B2 B3 B4 B5 B6 B7 B8 B9 B10 B11 C1 C2 | A9-I/O A8-I/O A11-I/O I/O A6-I/O A13-I/O A14-I/O NC A3-I/O A2-I/O CCLK NC PWRDWN A10-I/O NC A15-I/O A4-I/O NC A15-I/O A4-I/O NC CS2-A1-I/O DIN-D0-I/O I/O TCLKIN-I/O | C10 C11 D1 D2 D10 D11 E2 E3 E9 E10 E11 F1 F2 F3 F9 F10 F11 G1 G2 G3 G9 G10 | DOUT-I/O RCLK-I/O I/O | J1 J2 J5 J6 J7 J10 J11 K1 K2 K3 K4 K5 K6 K7 K8 K9 K10 K11 L1 L2 L3 L4 L5 L6 | I/O M1-RDATA I/O GND I/O DONE-PG XTL1-I/O-BCLKIN I/O M2-I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O |
| C3 C5 C6 C7 | INDEX PIN A7-I/O GND A5-I/O | H1 H2 H10 H11 | I/O I/O D6-I/O I/O | L7 L8 L9 L10 L11 | I/O I/O NC NC XT2-I/O |

FIGURE 2. <u>Terminal connections</u>.


| STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER | SIZE A | - | 5962-89948 |
|---|-----------|---------------------|------------|
| DAYTON, OHIO 45444 | | REVISION LEVEL C | SHEET 23 |

| | | | | 1 | |
|--|---|--|---|--|--|
| Device types | ALL | Device types | ALL | Device types | ALL |
| Terminal number | Terminal symbol | Terminal number | Terminal symbol | Terminal number | Terminal symbol |
| 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 20 21 22 23 24 25 26 27 28 29 30 31 32 33 | GND A13 A6 A12 A7 INC INC INC IA11 A8 A10 A9 INC INC IV IV IV IV IV IV IV IV IV IV IV IV IV | 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 57 58 59 60 61 62 63 64 65 66 67 | NC NC NC M1-RDATA NC M0-RTRIG NC M2 HDC LDC NC NC I/O LDC I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O | 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 | D6-I/O NC NC I/O D5-I/O CSO D4-I/O I/O D3-I/O CS1 D2-I/O I/O NC NC D1-I/O D0UT-I/O D0UT-I/O CCLK NC NC NC NC NC NC NC A3 NC NC A15 A4 A14 A5 |
| 34 | I/0 I/0 | | | | |

FIGURE 2. <u>Terminal connections</u> - Continued.

| STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 | SIZE A | | 5962-89948 |
|--|-----------|---------------------|-------------|
| | | REVISION LEVEL C | SHEET 24 |

CONFIGURABLE LOGIC BLOCK (CLB)




NOTE: Each CLB includes a combinatorial logic section, two flip-flops, and a program memory controlled multiplexer selection of function.

It has: Five logic variable inputs: a, b, c, d, and e

A direct data input: di An enable clock: ec A clock (invertible): k An asynchronous reset: rd Two outputs: x and y

FIGURE 3. Logic block diagrams.

| STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER | SIZE A | | 5962-89948 |
|---|-----------|---------------------|-------------|
| DAYTON, OHIO 45444 | | REVISION LEVEL C | SHEET 25 |




NOTE: The IOB includes input and output storage elements and I/O options selected by configuration memory cells. A choice of two clocks is available on each die edge. The polarity of each clock line (not each flip-flop or latch) is programmable. A clock line that triggers the flip-flop on the rising edge is an active low latch enable (latch transparent) signal and vice versa. Passive pull-up can only be enabled on inputs, not on outputs. All user inputs are programmed for TTL or CMOS thresholds.

FIGURE 3. Logic block diagrams - Continued.

| STANDARDIZED MILITARY DRAWING | SIZE A | | 5962-89948 |
|--|-----------|---------------------|-------------|
| DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 | | REVISION LEVEL C | SHEET 26 |

GENERAL LOGIC CELL ARRAY (LCA) SHITCHING CHARACTERISTICS



NOTE: All timings except t_{TSHZ} and t_{TSON} are measured at 1.5 V levels wit signals, rise and fall times are less than 6.0 ns, with low amplit. 0 V, and high amplitude = 3.0 V.

FIGURE 4. Timing diagrams and seaching characteristics.

| STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER | SIZE A | , | 5962-89948 |
|---|-----------|---------------------|-------------|
| DAYTON, OHIO 45444 | | REVISION LEVEL C | SHEET 27 |

CONFIGURABLE LOGIC BLOCK (CLB) SHITCHING CHARACTERISTICS





FIGURE 4. Timing diagrams and switching characteristics - Continued.

| STANDARDIZED MILITARY DRAWING | SIZE A | | 5962-89948 |
|--|-----------|---------------------|-------------|
| DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 | | REVISION LEVEL C | SHEET 28 |


I/O BLOCK (IOB) SWITCHING CHARACTERISTICS




NOTE: t_{TSHZ} is determined when the output shifts 10 percent (of the output voltage swing) from V_{OL} level or V_{OH} level. See figure 5, circuit B herein for circuit used. t_{TSON} is measured at 0.5 V_{CC} level with $V_{IN} = 0.0 \text{ V}$ for three-state to active High, and $V_{IN} = V_{CC}$ for three-state to active low. See figure 5, circuit A herein for circuit used.

FIGURE 4. Timing diagrams and switching characteristics - Continued.

| STANDARDIZED MILITARY DRAWING | SIZE A | | 5962-89948 |
|--|-----------|---------------------|-------------|
| DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 | · | REVISION LEVEL C | SHEET 29 |



Circuit A



Circuit B

FIGURE 5. Load circuits.

| STANDARDIZED MILITARY DRAWING DEFENSE FLECTRONICS SUDDIV CENTER | SIZE | | 5962-89948 |
|---|------|----------------|-------------|
| DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 | | REVISION LEVEL | SHEET 30 |

DESC FORM 193A JUL 91

9004708 0001524 447 **=**

TABLE IIA. <u>Electrical test requirements</u>. 1/2/3/4/5/6/7/

| Line | Test | Subgroups (in accordance with MIL-STD-883, method 5005, table I) | Subgroups (in accordance with MIL-I-38535, table III) | |
|------|---|--|---|-----------------------------------|
| no. | requirements | Device class M | Device class Q | Device class V |
| 1 | Interim electrical parameters (see 4.2) | | 1,7,9 | 1,7,9 |
| 2 | Static burn-in (method 1015) | Required | Required | Required |
| 3 | Same as line 1 | | | 1*,7* ∆ |
| 4 | Dynamic burn-in (method 1015) | Not required | Not required | Not required |
| 5 | Final electrical parameters | 1*,2,3,7*, 8A,8B,9,10, 11 | 1*,2,3,7*, 8A,8B,9,10, 11 | 1*,2,3,7*, 8A,8B,9, 10,11 |
| 6 | Group A test requirements | 1,2,3,4**,7, 8A,8B,9,10, 11 | 1,2,3,4**,7, 8A,8B,9,10, 11 | 1,2,3,4**,7, 8A,8B,9,10, 11 |
| 7 | Group C end-point electrical parameters | 2,3,7, 8A,8B | 1,2,3,7, 8A,8B A | 1,2,3,7, 8A,8B,9, 10,11 Δ |
| 8 | Group D end-point electrical parameters | 2,3, 8A,8B | 2,3, 8A,8B | 2,3, 8A,8B |
| 9 | Group E end-point electrical parameters | 1,7,9 | 1,7,9 | 1,7,9 |

1/ Blank spaces indicate tests are not applicable.

 $\frac{1}{4}$ * indicates PDA applies to subgroup 1 and 7.

5/ ** see 4.4.1e.

 $\frac{6}{6}$ / Δ indicates delta limit (see table IIB) shall be required where specified, and the delta values shall be computed with reference to the previous interim electrical parameters (see line 1).

<u>7</u>/ See 4.4.1d.

| STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER | SIZE A | | 5962-89948 |
|---|-----------|---------------------|-------------|
| DAYTON, OHIO 45444 | | REVISION LEVEL C | SHEET 31 |

^{2/} Any or all subgroups may be combined when using high-speed testers.
3/ Subgroups 7 and 8 functional tests shall verify the truth table.

TABLE IIB. Delta limits at +25°C.

| Parameter <u>1</u> / | Device types | |
|-----------------------------------|--------------|--|
| | ALL | |
| I _{CCO} standby | ±300 μA | |
| I _{IL} , I _{OL} | ±2 nA | |

 $\underline{1}/$ The above parameter shall be recorded before and after the required burn-in and life tests to determine the delta Δ

4.2.2 Additional criteria for device classes Q and V.

- a. The burn-in test duration, test condition and test temperature or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-I-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-I-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
- b. Interim and final electrical test parameters shall be as specified in table IIA herein.
- Additional screening for device class V beyond the requirements of device class Q shall be as specified in appendix B of MIL-I-38535.
- 4.3 Qualification inspection for device classes Q and V. Qualification inspection for device classes Q and V shall be in accordance with MIL-I-38535. Inspections to be performed shall be those specified in MIL-I-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).
- 4.4 <u>Conformance inspection</u>. Quality conformance inspection for device class M shall be in accordance with MIL-STD-883 (see 3.1 herein) and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4). Technology conformance inspection for classes Q and V shall be in accordance with MIL-I-38535 including groups A, B, C, D, and E inspections and as specified herein except where option 2 of MIL-I-38535 permits alternate in-line control testing.

4.4.1 Group A inspection.

- Tests shall be as specified in table IIA herein.
- b. Subgroups 5 and 6 of table I of method 5005 of MIL-STD-883 shall be omitted.
- c. For device class M subgroups 7 and 8 tests shall consist of verifying functionality of the device. These tests form a part of the vendors test tape and shall be maintained and available upon request. For device classes Q and V subgroups 7 and 8 shall include verifying the functionality of the device; these tests shall have been fault graded in accordance with MIL-STD-883, test method 5012 (see 1.5 herein).
- d. O/V (latch-up) tests shall be measured only for initial qualification and after any design or process changes which may affect the performance of the device. For device class M procedures and circuits shall be maintained under document revision level control by the manufacturer and shall be made available to the preparing activity or acquiring activity upon request. For device classes Q and V, the procedures and circuits shall be shall be under the control of the device manufacturer's technical review board (TRB) in accordance with MIL-I-38535 and shall be made available to the preparing activity or acquiring activity upon request. Testing shall be on all pins, on 5 devices with zero failures. Latch-up test shall be considered destructive. Information contained in JEDEC standard number 17 may be used for reference.

| STANDARDIZED MILITARY DRAWING | SIZE A | | 5962-89948 |
|--|-----------|---------------------|------------|
| DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 | | REVISION LEVEL C | SHEET 32 |

- e. Subgroup 4 (C_{IN} and C_{OUT} measurements) shall be measured only for initial qualification and after any process or design changes which may affect input or output capacitance. Capacitance shall be measured between the designated terminal and GND at a frequency of 1 MHz. Sample size is five devices with no failures, and all input and output terminals tested.
- 4.4.2 <u>Group C inspection</u>. The group C inspection end-point electrical parameters shall be as specified in table IIA herein. Delta limits shall apply only to subgroup 1 of group C inspection and shall consist of tests specified in table IIB herein.
 - 4.4.2.1 Additional criteria for device classes M . Steady-state life test conditions, method 1005 of MIL-STD-883:
 - a. Test condition D. For device class M, the test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. For device classes M the test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005.
 - b. $T_A = +125$ °C, minimum.
 - c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.
- 4.4.2.2 <u>Additional criteria for device classes Q and V</u>. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-I-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-I-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005.
- 4.4.3 <u>Group D inspection</u>. The group D inspection end-point electrical parameters shall be as specified in table IIA herein.
- 4.4.4 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein). RHA levels for device classes Q and V shall be M, D, R, and H and for device class M shall be M and D.
 - a. End-point electrical parameters shall be as specified in table IIA herein.
 - b. For device classes M the devices shall be subjected to radiation hardness assured tests as specified in MIL-I-38535, appendix A, for the RHA level being tested. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-I-38535 for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at $T_A = \pm 25$ °C ± 5 °C, after exposure, to the subgroups specified in table IIA herein.
 - c. When specified in the purchase order or contract, a copy of the RHA delta limits shall be supplied.
- 4.5 <u>Delta measurements for device classes Q and V</u>. Delta measurements, as specified in table IIA, shall be made and recorded before and after the required burn-in screens and steady-state life tests to determine delta compliance. The electrical parameters to be measured, with associated delta limits are listed in table IIB. The device manufacturer may, at his option, either perform delta measurements or within 24 hours after life test perform final electrical parameter tests, subgroups 1, 7, and 9.
 - 5. PACKAGING
- 5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-STD-883 (see 3.1 herein) for device class M and MIL-I-38535 for device classes Q and V.
 - 6. NOTES

(This section contains information of a general or explanatory nature that may be helpful, but is not mandatory.)

6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.

| STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER | SIZE A | | 5962-89948 |
|---|-----------|---------------------|-------------|
| DAYTON, OHIO 45444 | | ~EVISION LEVEL C | SHEET 33 |

- 6.1.1 Replaceability. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
 - 6.1.2 <u>Substitutability</u>. Device class Q devices will replace device class M devices.
- 6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-973 using DD Form 1692, Engineering Change Proposal.
- 6.3 <u>Record of users</u>. Military and industrial users shall inform Defense Electronics Supply Center when a system application requires configuration control and which SMD's are applicable to that system. DESC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DESC-EC, telephone (513) 296-6047.
- 6.4 <u>Comments</u>. Comments on this drawing should be directed to DESC-EC, Dayton, Ohio 45444-5270, or telephone (513) 296-5377.
 - 6.5 Symbols, definitions, and functional descriptions.

```
PWRDWN - - - - - - - - - - - - POWER-DOWN.
    ---- MODE O.
MO
    ---- READ TRIGGER.
RTRIG
    ---- MODE 1.
    ---- READ DATA.
RDATA
    _____MODE 2
M2
HDC
    -----LOW DURING CONFIGURATION
LDC
   - - - - - - RESET
RESET
    ---- DONE
DONE
    PG
В
CLKIN - - - - - - - - - - BCLKIN
    ----- EXTERNAL CRYSTAL
XTL1
    ---- EXTERNAL CRYSTAL
XTL2
    ---- CONFIGURATION CLOCK
CCLK
    ---- DATA OUT
DOUT
DIN
    ---- DATA IN
    ---- CHIP SELECT, WRITE.
CSO
    ____ - CHIP SELECT, WRITE.
CS1
    ---- CHIP SELECT, WRITE.
CS2
    ----- CHIP SELECT, WRITE.
WS.
    ---- READ CLOCK.
RCLK
RDY/BUSY- - - - - - - - - - - - - During peripheral parallel mode configuration, this pin indicates
                      when the chip is ready for another byte of data to be written into
                      it. After configuration is complete, this pin becomes a user
                      programmed I/O pin.
TCLKIN ---- TCLKIN
    INIT
    _ _ _ _ _ DATA
DO-D7
AO-A15 - - - - - - - - - - - ADDRESS
1/0
    ----INPUT/OUTPUT(DEDICATED).
    - - - - - - - - - - - +5.0 V SUPPLY VOLTAGE.
V<sub>CC</sub>
    ---- GROUND
```

| STANDARDIZED MILITARY DRAWING | SIZE A | | 5962-89948 |
|--|-----------|----------------|-------------|
| DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 | _ | REVISION LEVEL | SHEET 34 |

6.6 One part - one part number system. The one part - one part number system described below has been developed to allow for transitions between identical generic devices covered by the three major microcircuit requirements documents (MIL-H-38534, MIL-I-38535, and 1.2.1 of MIL-STD-883) without the necessity for the generation of unique PIN's. The three military requirements documents represent different class levels, and previously when a device manufacturer upgraded military product from one class level to another, the benefits of the upgraded product were unavailable to the Original Equipment Manufacturer (OEM), that was contractually locked into the original unique PIN. By establishing a one part number system covering all three documents, the OEM can acquire to the highest class level available for a given generic device to meet system needs without modifying the original contract parts selection criteria.

| Military documentation format | Example PIN under new system | Manufacturing source listing | Document Listing |
|--|------------------------------|------------------------------|---------------------|
| New MIL-H-38534 Standardized Military Drawings | 5962-XXXXXZZ(H or K)YY | QML-38534 | MIL-BUL-103 |
| New MIL-I-38535 Standardized Military Drawings | 5962-XXXXXZZ(Q or V)YY | QML-38535 | MIL-BUL-103 |
| New 1.2.1 of MIL-STD-883 Standardized Military Drawings | 5962-XXXXXZZ(M)YY | MIL-BUL-103 | MIL-BUL-103 |

6.7 Additional operating data.

- a. Power on delay is 2¹⁴ cycles from the non-master mode. This provides 11 to 33 ms of wait time.
- b. Power on delay is 2^{16} cycles for the master mode. This provides 43 to 130 ms of wait time.
- c. Clear is 375 cycles ±25 cycles and may take as long as 250 to 750 μs .
- d. During normal power up, V_{CC} must rise from 2.0 V to V_{CC} minimum in less than 10 ms. If this does not occur, configuration must be delayed by using RESET.

6.8 Sources of supply.

- 6.8.1 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DESC-EC and have agreed to this drawing.
- 6.8.2 <u>Approved sources of supply for device class M.</u> Approved sources of supply for class M are listed in MIL-BUL-103. The vendors listed in MIL-BUL-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DESC-EC.

| STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 | SIZE A | · | 5962-89948 |
|---|-----------|----------------|-------------|
| | | REVISION LEVEL | SHEET 35 |

APPENDIX

10. SCOPE

- 10.1 <u>Scope</u>. This appendix contains the PIN substitution information to support the one part-one part number system. SMD 5962-89948XXM supersedes SMD 5962-89948. For new designs, after the date of this document the NEW PIN shall be used in lieu of the OLD PIN. For exsisting designs prior to the date of this document the NEW PIN can be used in lieu of the OLD PIN. This appendix is a mandatory part of the specification. The information contained herein is intended for compliance. The PIN substitution data shall be as follows.
- 20. APPLICABLE DOCUMENTS This section is not applicable to this appendix.
- 30. SUBSTITUTION DATA

| New PIN | OLd PIN |
|-----------------|--------------------------|
| 5962-8994801mxx | 5962-8994801xx |
| 5962-8994801MYX | 5962-8994801YX |
| 5962-8994801MZX | not originally available |
| 5962-8994801MUX | not originally available |
| 5962-8994801MTX | not originally available |
| 5962-8994801MMX | not originally available |
| 5962-8994801MNX | not originally available |
| 5962-8994801M9X | not originally available |
| 5962-8994802MXX | 5962-8994802XX |
| 5962-8994802MYX | 5962-8994802YX |
| 5962-8994802MZX | not originally available |
| 5962~8994802MUX | not originally available |
| 5962-8994802MTX | not originally available |
| 5962-8994802MMX | not originally available |
| 5962-8994802MNX | not originally available |
| 5962-8994802M9X | not originally available |
| 5962-8994803MXX | not originally available |
| 5962-8994803MYX | not originally available |
| 5962-8994803MZX | not originally available |
| 5962-8994803MUX | not originally available |
| 5962-8994803MTX | not originally available |
| 5962-8994803MMX | not originally available |
| 5962-8994803MNX | not originally available |
| 5962-8994803M9X | not originally available |
| 5962-8994804MXX | not originally available |
| 5962-8994804MYX | not originally available |
| 5962-8994804MZX | not originally available |
| 5962-8994804MUX | not originally available |
| 5962-8994804MTX | not originally available |
| 5962-8994804MMX | not originally available |
| 5962-8994804MNX | not originally available |
| 5962-8994804M9X | not originally available |

| STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 | SIZE A | | 5962-89948 |
|---|-----------|---------------------|-------------|
| | | TEVISION LEVEL C | SHEET 36 |