
	1					·············	····	R	EVIS	IONS			<u>,</u>						<u> </u>	
LTR					D	ESCR	IPTI	ON					<u>r</u>	ATE	(YR-MC)-DA)		APPR	OVED	
REV																				
SHEET																				
REV																				
SHEET	35	36	37	38	39	40	41													
REV																				
SHEET	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34
REV STAT				RE	v															
OF SHEET	s 			SH	EET		1	2	3	4	5	6	7	8	9	10	11	12	13	14
PMIC N/A				PREP	ARED B	Y The	omas M.	. Hess												***************************************
										Di	SPENS					PPLY 454	CENT	ER		
STAND. MIL	AKDI ITAF			CHECI	CED BY	Thom	nas M.	Hess												***************************************
	WIN									MIC	ROC	IRC	JIT,	DI	GITA	L. (CMOS			
THIS DRAWIN	G IS A	VAILAB	LE	APPRO	OVED B	Y Mon	ica L.	Poell	king	נאט	VER	SAL	SER	IAL	CON		LLER			
FOR USE BY A AND AGEN	ALL DEF	PARTME	NTS	DPAU	ING API	PPOVAL	DATE			MON	IOLI	THIC	SI	LIC	ON					
DEPARTMEN	T OF D	EFENSE			3-05-		DATE			CT 7	m	CNC								
AMSC N/A				REVIS	SION L	EVEL				SIZ:	c		E CO			59	62-	9065	7	
										SHE	ET		1		OF	41	}			
AGENTAL AND	***************************************												-				•			

DISTRIBUTION STATEMENT A. Approved for public release; distribution is unlimited.

5962-E156-93

1. SCOPE

- 1.1 <u>Scope</u>. This drawing forms a part of a one part one part number documentation system (see 6.6 herein). Two product assurance classes consisting of military high reliability (device classes B, Q, and M) and space application (device classes S and V), and a choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). Device class M microcircuits represent non-JAN class B microcircuits in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices". When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN.
 - 1.2 PIN. The PIN shall be as shown in the following example:



- 1.2.1 <u>RHA designator</u>. Device classes M, B, and S RHA marked devices shall meet the MIL-M-38510 specified RHA levels and shall be marked with the appropriate RHA designator. Device classes Q and V RHA marked devices shall meet the MIL-I-38535 specified RHA levels and shall be marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.
 - 1.2.2 Device type(s). The device type(s) shall identify the circuit function as follows:

Device type Generic number Circuit function

O1 16C30 Universal serial controller

1.2.3 <u>Device class designator</u>. The device class designator shall be a single letter identifying the product assurance level as follows:

Device class

Device requirements documentation

M

Vendor self-certification to the requirements for non-JAN class B microcircuits in accordance with 1.2.1 of MIL-STD-883

B or S

Certification and qualification to MIL-M-38510

Q or V

Certification and qualification to MIL-I-38535

1.2.4 <u>Case outline(s)</u>. The case outline(s) shall be as designated in MIL-STD-1835 and as follows:

Outline letter	<u>Descriptive designator</u>	Terminals	Package style
X	CMGA3-P68	68	pin grid array

1.2.5 <u>Lead finish</u>. The lead finish shall be as specified in MIL-M-38510 for classes M, B, and S or MIL-I-38535 for classes Q and V. Finish letter "X" shall not be marked on the microcircuit or its packaging. The "X" designation is for use in specifications when lead finishes A, B, and C are considered acceptable and interchangeable without preference.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-90657
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 2

1.3 Absolute maximum ratings. 1/			
Supply voltage range Voltages on all pins with respect to V _{SS} (except V _{CC}) Power dissipation (P _D) Lead temperature (soldering, 10 seconds) Thermal resistance, junction-to-case (Θ _{JC}) Junction temperature (T _J) Storage temperature	+270°C See MIL-STD- +145°C	1835	
1.4 Recommended operating conditions.			
Ambient operating temperature range (T _A) Supply voltage (V _{CC})	55°C to +12	5°C 5.5 V dc	
1.5 Digital logic testing for device classes Q and V .			
Fault coverage measurement of manufacturing logic tests (MIL-STD-883, test method 5012)	XX percent	<u>2</u> /	
2. APPLICABLE DOCUMENTS			i
2.1 Government specifications, standards, bulletin, ar specifications, standards, bulletin, and handbook of the of Specifications and Standards specified in the solicital herein.	issue listed in t	hat issue of the Departmen	nt of Defense Index
SPECIFICATIONS			
MILITARY			
MIL-M-38510 - Microcircuits, General Specificati MIL-I-38535 - Integrated Circuits, Manufacturing	on for. , General Specifi	cation for.	
STANDARDS			
MILITARY			
MIL-STD-480 - Configuration Control-Engineering MIL-STD-883 - Test Methods and Procedures for Mi MIL-STD-1835 - Microcircuit Case Outlines.	Changes, Deviatio croelectronics.	ns and Waivers.	
BULLETIN			
MILITARY			
MIL-BUL-103 - List of Standardized Military Draw	ings (SMD's).		
HANDBOOK			
MILITARY			
MIL-HDBK-780 - Standardized Military Drawings.			
(Copies of the specifications, standards, bulletin, and specific acquisition functions should be obtained from th activity.)	handbook require e contracting act	d by manufacturers in conr ivity or as directed by th	nection with ne contracting
Stresses above the absolute maximum rating may cause maximum levels may degrade performance and affect rel Values will be added when they become available.	permanent damage i iability.	to the device. Extended o	peration at the
STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-90657
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 3

2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence.

3. REQUIREMENTS

- 3.1 <u>Item requirements</u>. The individual item requirements for device class M shall be in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices" and as specified herein. The individual item requirements for device classes B and S shall be in accordance with MIL-M-38510 and as specified herein. For device classes B and S, a full electrical characterization table for each device type shall be included in this SMD. The individual item requirements for device classes Q and V shall be in accordance with MIL-I-38535, the device manufacturer's Quality Management (QM) plan, and as specified herein.
- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-M-38510 for device classes M, B, and S and MIL-I-38535 for device classes Q and V and herein.
 - 3.2.1 Case outline(s). The case outline(s) shall be in accordance with 1.2.4 herein.
 - 3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 1.
 - 3.2.3 Block diagram. The block diagram shall be as specified on figure 2.
- 3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full ambient operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are defined in table I.
- 3.5 Marking. The part shall be marked with the PIN listed in 1.2 herein. Marking for device class M shall be in accordance with MIL-STD-883 (see 3.1 herein). In addition, the manufacturer's PIN may also be marked as listed in MIL-BUL-103. Marking for device classes B and S shall be in accordance with MIL-M-38510. Marking for device classes Q and V shall be in accordance with MIL-I-38535.
- 3.5.1 <u>Certification/compliance mark</u>. The compliance mark for device class M shall be a "C" as required in MIL-STD-883 (see 3.1 herein). The certification mark for device classes B and S shall be a "J" or "JAN" as required in MIL-M-38510. The certification mark for device classes Q and V shall be a "QML" as required in MIL-I-38535.
- 3.6 <u>Certificate of compliance</u>. For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-BUL-103 (see 6.7.3 herein). For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.7.2 herein). The certificate of compliance submitted to DESC-EC prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device class M, the requirements of MIL-STD-883 (see 3.1 herein), or for device classes Q and V, the requirements of MIL-I-38535 and the requirements herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device class M in MIL-STD-883 (see 3.1 herein) or device classes B and S in MIL-M-38510 or for device classes Q and V in MIL-I-38535 shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 <u>Notification of change for device class M</u>. For device class M, notification to DESC-EC of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change as defined in MIL-STD-480.
- 3.9 <u>Verification and review for device class M</u>. For device class M, DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
- 3.10 <u>Microcircuit group assignment for device classes M, B, and S</u>. Device classes M, B, and S devices covered by this drawing shall be in microcircuit group number 105 (see MIL-M-38510, appendix E).
- 3.11 <u>Serialization for device class S</u>. All device class S devices shall be serialized in accordance with MIL-M-38510.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-90657
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 4

T e st	Symbol	 Condition: -55°C ≤ T _A ≤ +′ unless otherwise s		Group A subgroups	Device type	Li	imits	Unit
		unless otherwîse sp <u>1</u> / 	pecified		 	Min	Max	
Input high voltage	v _{IH}			1, 2, 3	01	2.2	 v _{cc} +0.3 	V
Input low voltage	VIL			1, 2, 3	01	-0.3	0.8	V
Output high voltage	V _{ОН1}	 I _{OH} = -1.6 mA, V _C (c = 4.5 V	1, 2, 3	01	2.4		V
Output high voltage	V _{OH2}	I _{OH} = -250 μA, V _{CC}	= 4.5 V	1, 2, 3	01	V _{CC} -0.8		٧
Output low voltage	v _{oL}	I _{OL} = +2.0 mA, V _{CC}	= 4.5 V	1, 2, 3	01		0.4	V
Input leakage	IIL	0.4 V < V _{IN} < +2 V _{CC} = 5.5 V	.4 v	1, 2, 3	01		10	 μΑ
Output leakage	I _{OL}	0.4 V < V _{OUT} < +2 V _{CC} = 5.5 V	2.4 V	1, 2, 3	01		10	 µА
cc supply current	Icci	V _{CC} = 5.0 V, V _{IH} = V _{IL} = -0.2 V	4.8 V	1, 2, 3	01	 	50	mA
input capacitance	cIN	See 4.4.1.c		4	01		10	pf
Output capacitance	Сопт	See 4.4.1.c		4	01		15	pf
Bidirectional capacitance	c _{I/O}	See 4.4.1.c		4	01	 	20	pf
unctional testing		 See 4.4.1.b		7,8	01	 		
us cycle time	1	V _{CC} = 4.5 V See figure 3		9, 10, 11	01	160		 ns
See footnotes at end of tab	le.	I			1.		1	<u> </u>
STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		G	SIZE				590	62-90657
			REV	ISION	LEVEL	SHEI		

Test	Symbol	Conditions -55°C ≤ T _A ≤ +125°C unless otherwise specified	Group A subgroups	 Device type	 	imits	Unit
	 	unless otherwise specified 1/			Min	Max	
/AS low width	2	V _{CC} = 4.5 V See figure 3	9, 10, 11	01	i 40	1	ns
/AS high width	3		 	 	90		
/DS low width	4			 	70		†
/DS high width	5			 	60		<u> </u>
/ASI to /DSI delay time	6				5		
/DSM to /ASM delay time	7			 	5		
/DS# to data active delay	8			 	0		
/DS to data valid delay	9					85	
/DSM to data not valid delay	10		<u> </u> 		0		
/DSM to data float delay	11					20	
/CS to /ASM setup time	12		 		15		
/CS to /AST hold time	13			[o		
Direct address to /AS setup time <u>2</u> /	14			 	15	1	
Direct address to /ASI hold time <u>2</u> /	15		 		5		
/SITACK to /ASt setup time	16				15		
/SITACK to /AST hold time	17			<u> </u> 	5	 	
Address to /AST setup time	18			1	15		
See footnotes at end of table	•••				<u></u>		
STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		SIZE		······································		596	2-90657
		LY CENTER	REVI	SION I	FVFI	SHEE	TP

Test	 Symbol 	Conditions _55°C ≤ T _A ≤ +12 unless otherwise sp	25°C	Group A subgroups	Device type	Li	mits	Unit
	 <u> </u>	unless otherwise specified 1/			Min	Max		
Address to /AST hold time	19	 V _{CC} = 4.5 V See figure 3		9, 10, 11	01	5	Paris 1	ns
R//W to /DS setup time	20					0		
R//W to /DS# hold time	21			 		25		
/DSF to /RxREQ inactive delay <u>3</u> /	22						60	
/DSM to /RxREQ active delay	23					0		
Write data to /DS 1 setup time	24	 		1 		30		
Write data to /DSt hold time	25					0		
/DSI to /TxREQ inactive delay 4/	26	L 		 	-		70	1
/DSN to /TxREQ active delay	27			 		0		
/RD low width	28	 -		 	<u>.</u>	70		<u> </u>
/RD high width	 29 			 	 	60		
/AS¶ to /RD∳ delay time	30			 		 5 		
/RDf to /ASF delay time	31			 		 5 		
/RD∮ to data active delay	32			 		0		
/RD∳ to data valid delay	 33 			 		 	85	<u> </u>
/RDÍ to data non valid delay	 34 	1 		 		 0		
/RDI to data float delay	 3 5 			 			20	
See footnotes at end of table	e.							
STANDAR MILITARY	DRAWIN	G	SIZ	E			59	62-9065
DEFENSE ELECTRONI DAYTON, OH	DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444			RE	VISION	LEVEL	SHE	ET 7

Test	Symbol	Condition: -55°C ≤ T _A ≤ + unless otherwise s	s 125°C	Group A subgroups	Device type	Li	mits	Unit
		unless otherwise specif	pecified			Min	Max	<u>.</u>
/RD to /RXREQ inactive delay <u>3</u> /	36	V _{CC} = 4.5 V See figure 3		9, 10, 11	01		60	 ns
/RDI to /RxREQ active delay	37					0		†
/WR low width	38					70		Î
/WR high width	39					60	 	Ī !
/AS¶ to /WR∮ delay time	40					5		<u> </u>
/WRT to /ASF delay time	41					5		
Write data to /WRM setup time	42		ļ			30		<u> </u>
Write data to /WRM hold time	43					0		<u> </u>
/WRI to /TxREQ inactive delay <u>4</u> /	44						70	L
/WRT to /TxREQ active delay	 45 		<u> </u> 		 	0		
/CS to /DS setup time 5/	46		 		 	0		
/CS to /DS hold time <u>5</u> /	47		į			25		
Direct address to /DS setup time <u>2</u> /, <u>5</u> /	48	•				5		
Direct address to /DS hold time <u>2</u> /, <u>5</u> /	49					25		
/SITACK to /DS setup time <u>5</u> /	50		1			5		.
/SITACK to /DS hold time <u>5</u> /	51		 		, <u> </u> 	25		-
/CS to /RD setup time 5/	52		 			0		-
See footnotes at end of tabl	e.				<u> </u>			
STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		SIZE			<u> </u>	596	52-90657	
		LY CENTER	A	REV	ISION	FVFI	SHEE	

Test	Symbol	Conditions -55°C ≤ T _A ≤ +12	25°C	Group A subgroups	Device type	Li	mits	Unit
		unless otherwise spe 1/	cified 			Min	Max	
/CS to /RD hold time <u>5</u> /	53	V _{CC} = 4.5 V See figure 3		9, 10, 11	01	25		ns
Direct address to /RD setup time <u>2</u> /, <u>5</u> /	54	<u> </u> 	 		-	5		_
Direct address to /RD hold time <u>2</u> /, <u>5</u> /	55				-	25		
/SITACK to /RD↓ setup time <u>5</u> /	56	<u> </u> 			-	5		
/SITACK to /RD+ hold time <u>5</u> /	57	 			·	25		
/CS to /WR setup time <u>5</u> /	58	 				0		
/CS to /WR hold time 5/	59		İ		<u> </u>	25		
Direct address to /WR setup time <u>2</u> /, <u>5</u> /	60				 	5		<u> </u>
Direct address to /WR hold time <u>2</u> /, <u>5</u> /	61	1			-	25		_
/SITACK to /WR setup time <u>5</u> /	62				-	5		
/SITACK to /WR4 hold time <u>5</u> /	63	_ 	 		-	25		
/RXACK low width <u>5</u> /	64					70		<u> </u>
RxACK high width	65				į	60		<u>-</u>
/RxACK to data active delay	66	<u>.</u> - 				0		
/RxACK to data valid delay	67				-		85	
'RxACK' to data not valid delay	68				-	0		
'RXACK' to data float delay	69						20	_
See footnotes at end of tabl	е.				1	<u> </u>		<u> </u>
MILITARY	STANDARDIZED MILITARY DRAWING		SIZE				590	52-90657
DEFENSE ELECTRONI DAYTON, OH	CS SUPP	LY CENTER 44		REV	ISION	LEVEL	SHE	ET 9

Test	Symbol	Conditions $-55^{\circ}C \leq T_{A} \leq +125^{\circ}C$	Group A subgroups	Device type	Li	mits	Unit
] 	unless otherwise specified			Min	 Max 	
/RxACK# to /RxREQ inactive delay 3/	70	V _{CC} = 4.5 V See figure 3	9, 10, 11	01		60	ns
/RxACKT to /RxREQ active delay	71				0		,
TXACK low width	 72 				70	 	
TxACK high width	73				60		
Vrite data to /TxACK setup time	74				30		-
Jrite data to /TxACK hold time	75	-			0		-
TXACK to /TXREQ inactive delay 4/	76	_				60	<u>.</u>
XACK to /TXREQ active delay	77	-			0		
/DSF (intack) to /READYF delay	78	_				200	-
/READY∲ to data valid delay	79		! ! !			40	•
/Di to /READY delay	80					40	•
IEI to /DS (intack) setup time	81				60		•
(EI to /DST (intack) hold time	82			<u> </u> 	0		•
(EI to IEO delay	83					60	
'AST (intack) to IEO delay	84		<u> </u> 			60	•
'DS (intack) to /INT inactive delay	85		 			200	•
/DSF (intack) to /WAITF delay	86	-				40	
See footnotes at end of tabl	le.			<u> </u>			
STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		SIZ	E			596	2-90657
		LY CENTER	PEV	ISION I		SHEE	m

Test	Symbol	Conditions -55°C ≤ T _A ≤ +125°C unless otherwise specified	Group A subgroups	 Device type	L.	imits	Unit
		unless otherwise specified 1/		 	Min	 Max	
/DSI (intack) to /WAITI delay	87	V _{CC} = 4.5 V See figure 3	9, 10, 11	01		200	ns
/WAIT# to data valid delay	88			-		40	<u> </u>
/RD (intack) to /READY delay	89			-		200	1
'RDT to /READYT delay	90			-		40	
EI to /RD4 (intack) setup time	91			-	60		1
IEI to /RD# (intack) hold time	92		-	-	0		<u> </u>
/RD (intack) to /INT inactive delay	93			-		200	<u> </u>
/RD (intack) to /WAIT delay	94			_		40	<u> </u>
/RD (intack) to /WAIT delay	95	-		-		200	1
PITACK low width	96	-		-	70		1
PITACK high width	97	-		-	60		
AST to /PITACK delay time	98	•	1	-	5		<u> </u>
PITACK to /AS delay time	99	•		-	5		
PITACK to data active delay	100	-		-	0		1
PITACKI to data not valid delay	101			_ 	0		<u> </u>
PITACK! to data float delay	102	•				20	<u> </u>
EI to /PITACK setup time	103				60		
See footnotes at end of table	•		4			1	1
STANDAR MILITARY	DRAWING	SIZ	E			59	62-90657
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444							

Test	Symbol	Conditions -55°C ≤ T _A ≤ +125°C unless otherwise specified	Group A subgroups	Device type	L.	imits	ts Unit	
		<u>1</u> /		[Min	Max		
IEI to /PITACKI hold time	104	V _{CC} = 4.5 V See figure 3	9, 10, 11	01	0		ns	
/PITACK to IEO delay	105					60		
/PITACK to /INT inactive delay	106		7 			200	<u>.</u>	
/PITACK to /READY delay	107		 			200	-	
/PITACKI to /READYI delay	108					40	_	
/PITACK to /WAIT delay	109			 		40		
/PITACK to /WAIT delay	110					200		
/SITACK to IEO inactive delay <u>5</u> /	111	-				200	-	
/Strobe high width <u>6</u> /	112	-			60		-	
/Reset low width	113				170		•	
/Reset high width	114	_			60	 	•	
/Resett to /Strobel <u>6</u> /	115	_	<u> </u>		60			
/DSI to /READYI delay	116					50		
/WR# to /READY# delay	117					50		
/WRT to /READYT delay	118		1			40		
/RDI to /READYI delay	119		 			50		
/RxACK to /READY delay	120			 	:	50		
See footnotes at end of tab	le.			- <u>-</u>				
MILITARY			E			596	2-90657	
DEFENSE ELECTRON: DAYTON, O	ICS SUPP HIO 454	LY CENTER -	REV	ISION 1	EVEL	SHEE	 Т	

			1	1 1			Unit
		unless otherwise specified			Min	Max	
/RXACKI to /READYI delay	121	V _{CC} = 4.5 V See figure 3	9, 10, 11	01		40	ns
/TxACK to /READY delay	122	L 	 			50	-

^{1/} All testing to be performed at worst-case test conditions unless otherwise specified.

2/ Direct address is any of A//B, D//C or AD15-AD8 used as an address bus.

2/ Parameter applies only if read empties the receive FIFO.

4/ Parameter applies only if write fills the transmit FIFO.

5/ The parameter applies only when /AS is not present.

6/ Strobe is any of /DS, /RD, /WR, /PITACK, /RXACK or /TXACK.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-90657
		REVISION LEVEL	SHEET


JUL 91


Case X


	1	2	3	4	5	6	7	8	9	10	11	
		/INTA	IEOA	v _{DD}	AD1	AD3	AD5	AD7	v _{DD}	/R×REQA		
L		0	0	Ö	0	0	0	0	O	0		L
	/T×ACKA	/R×ACKA	IEIA	v _{ss}	ADO	AD2	AD4	AD6	v _{ss}	/T×REQA	/R×CA	
ĸ	0	0	0	0	0	0	0	0	0	0	0	к
	/HAIT//RE	Y /SITACI	•							R×DA	/DCDA	
J	0	0								0	0	J
	A//B	D//C								T×CA	T×DA	
н	0	0								0	0	н
	/cs	/RESET								/CTSA	v _{ss}	
G	0	0								0	0	G
	v _{DD}	v _{DD}				BOTTON V	TEU			v _{ss}	v _{ss}	
F	0	0				9017011 1	154			0	0	F
	VDD	/AS								/CTSB	T×D8	
E	0	0								0	0	E
	/DS	/R0								T×CB	/DCDB	
D	0	0								0	0	D
	/HR	R//H								R×DB	/R×CB	
С	0	0								0	0	С
	/PITACK	/TxACK8	IE18	v _{ss}	AD8	AD10	AD12	AD14	v _{ss}	/R×REQB	/TxREOB	
В	0	0	0	0	0	0	0	0	0	0	0	В
		/R×ACKB	/INTB	IEOB	ADD	AD9	AD11	AD13	AD15	v _{DD}		
A	l	0	0	0	0	0	0	0	0	0		Α
											_/	
	1	2	3	4	5	6	7	8	9	10	11	


FIGURE 1. <u>Terminal connections</u>.


STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-90657
DAYTON, OHIO 45444		REVISION LEVEL	SHEET



























































JUL 91

9004708 0011146 382

4. QUALITY ASSURANCE PROVISIONS

- 4.1 <u>Sampling and inspection</u>. For device class M, sampling and inspection procedures shall be in accordance with section 4 of MIL-M-38510 to the extent specified in MIL-STD-883 (see 3.1 herein). For device classes B and S, sampling and inspection procedures shall be in accordance with MIL-M-38510 and method 5005 of MIL-STD-883, except as modified herein. For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-I-38535 and the device manufacturer's QM plan.
- 4.2 <u>Screening</u>. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. For device classes B and S, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to qualification and quality conformance inspection. For device classes Q and V, screening shall be in accordance with MIL-I-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection.
 - 4.2.1 Additional criteria for device classes M, B, and S.
 - a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition A or D. For device class M, the test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. For device classes B and S, the test circuit shall be submitted to the qualifying activity. For device classes M, B, and S, the test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
 - (2) $T_A = +125$ °C, minimum.
 - b. Interim and final electrical test parameters shall be as specified in table II herein.
 - 4.2.2 Additional criteria for device classes Q and V.
 - a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-I-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-I-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
 - b. Interim and final electrical test parameters shall be as specified in table II herein.
 - Additional screening for device class V beyond the requirements of device class Q shall be as specified in appendix B of MIL-I-38535.
 - 4.3 Qualification inspection.
- 4.3.1 <u>Qualification inspection for device classes B and S</u>. Qualification inspection for device classes B and S shall be in accordance with MIL-M-38510. Inspections to be performed shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.5).
- 4.3.2 Qualification inspection for device classes Q and V. Qualification inspection for device classes Q and V shall be in accordance with MIL-I-38535. Inspections to be performed shall be those specified in MIL-I-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.5).
- 4.4 <u>Conformance inspection</u>. Quality conformance inspection for device class M shall be in accordance with MIL-STD-883 (see 3.1 herein) and as specified herein. Quality conformance inspection for device classes B and S shall be in accordance with MIL-M-38510 and as specified herein. Inspections to be performed for device classes M, B, and S shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.5). Technology conformance inspection for classes Q and V shall be in accordance with MIL-I-38535 including groups A, B, C, D, and E inspections and as specified herein except where option 2 of MIL-I-38535 permits alternate in-line control testing.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-90657
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 36

4.4.1 Group A inspection.

- a. Tests shall be as specified in table II herein.
- b. For device class M, subgroups 7 and 8 tests shall be sufficient to verify the functionality. For device classes B and S, subgroups 7 and 8 tests shall be sufficient to verify the truth table as approved by the qualifying activity. For device classes Q and V, subgroups 7 and 8 shall include verifying the functionality of the device; these tests shall have been fault graded in accordance with MIL-STD-883, test method 5012 (see 1.5 herein).
- c. Subgroup 4 (C_{IN}, C_{OUT}, and C_{I/O} measurement) shall be measured only for the initial test and after process or design changes which may affect input capacitance. A minimum of five devices with zero rejects shall be required.

TABLE II. Electrical test requirements.

Test requirements	•	Subgroups ance with MI 5005, table	•	Subgroups -883, (in accordance with MIL-I-38535, table II		
	Device class	Device class	Device class S	 Device class Q	Device class V	
 Interim electrical parameters (see 4.2)			1, 7, 9		1, 7, 9	
Final electrical parameters (see 4.2)	1, 2, 3, 7, 8, 9 10, 11 <u>1</u> /	1, 2, 3, 7, 8, 9 10, 11 <u>1</u> /	1, 2, 3, 7, 8, 9 10, 11 <u>2</u> /	1, 2, 3, 7, 8, 9 10, 11 <u>1</u> /	1, 2, 3, 7, 8, 9 10, 11 <u>2</u> /	
Group A test requirements (see 4.4)	1, 2, 3, 4 7, 8, 9 10, 11	1, 2, 3, 4 7, 8, 9 10, 11		1, 2, 3, 4 7, 8, 9 10, 11	1, 2, 3, 4 7, 8, 9 10, 11	
Group B end-point electrical parameters (see 4.4)			1, 7, 9			
Group C end-point electrical parameters (see 4.4)	1, 7, 9	1, 7, 9	1, 7, 9	1, 7, 9	1, 7, 9	
Group D end-point electrical parameters (see 4.4)	1, 7, 9	1, 7, 9	1, 7, 9	1, 7, 9	1, 7, 9	
Group E end-point electrical parameters (see 4.4)			 		 	

 $[\]underline{1}$ / PDA applies to subgroup 1.

4.4.2 <u>Group B inspection.</u> The group B inspection end-point electrical parameters shall be as specified in table II herein. For device class S steady-state life tests, the test circuit shall be submitted to the qualifying activity.

4.4.3 Group C inspection. The group C inspection end-point electrical parameters shall be as specified in table II herein.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-90657
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 37

DESC FORM 193A

JUL 91

^{2/} PDA applies to subgroups 1 and 7.

- 4.4.3.1 Additional criteria for device classes M and B. Steady-state life test conditions, method 1005 of MIL-STD-883:
 - a. Test condition A or D. For device class M, the test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. For device class B, the test circuit shall be submitted to the qualifying activity. For device classes M and B, the test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005.
 - b. $T_A = +125$ °C, minimum.
 - c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.
- 4.4.3.2 <u>Additional criteria for device classes Q and V</u>. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-I-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-I-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005.
- 4.4.4 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table II herein.
- 4.4.5 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein). RHA levels for device classes B, S, Q, and V shall be M, D, R, and H and for device class M shall be M and D.
 - a. End-point electrical parameters shall be as specified in table II herein.
 - b. For device classes M, B, and S, the devices shall be subjected to radiation hardness assured tests as specified in MIL-M-38510 for the RHA level being tested. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-I-38535 for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at T_A = +25°C ±5°C, after exposure, to the subgroups specified in table II herein.
 - c. When specified in the purchase order or contract, a copy of the RHA delta limits shall be supplied.
 - 5. PACKAGING
- 5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-M-38510 for device classes M, B, and S and MIL-I-38535 for device classes Q and V.
 - 6. NOTES
- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
 - 6.1.2 <u>Substitutability</u>. Device classes B and Q devices will replace device class M devices.
- 6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-481 using DD Form 1693, Engineering Change Proposal (Short Form).
- 6.3 <u>Record of users</u>. Military and industrial users shall inform Defense Electronics Supply Center when a system application requires configuration control and which SMD's are applicable to that system. DESC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DESC-EC, telephone (513) 296-6047.
- 6.4 <u>Comments</u>. Comments on this drawing should be directed to DESC-EC, Dayton, Ohio 45444, or telephone (513) 296-5377.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-90657
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 38

6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-M-38510 and MIL-STD-1331 and as follows in table III.

TABLE III. Pin description.

Symbol	Function
/RESET	Reset (input, active low). This signal resets the device to a known state. The first write to the USC after a reset accesses the BCR to select additional bus options for the device.
/AS	Address Strobe (input, active low). This signal is used in the multiplexed bus modes to latch the address on the AD lines. The AS signal is not used in the non-multiplexed bus modes and should be tied to V _{DD} in these cases.
/DS	<u>Data Strobe</u> (input, active low). This signal strobes data out of the device during a read and may strobe an interrupt vector out of the device during an interrupt acknowledge cycle. DS also strobes data into the device during the active state of R/W.
/RD	Read strobe (input, active low). This signal strobes data out of the device during a read and may strobe an interrupt vector out of the device during an interrupt acknowledge cycle.
/wr	Write strobe (input, active low). This signal strobes data into the device during a write.
R//W	Read/Write (input). This signal determines the direction of data transfer for a read or write cycle in conjunction with DS.
/cs	<u>Chip select</u> (input, active low). This signal selects the device for access and must be asserted for read and write cycles, but is ignored during interrupt acknowledge and fly-by DMA transfers. In the case of a multiplexed bus interface, CS is latched by the rising edge of AS.
A//B	Channel A/Channel B select (input). This signal selects between the two channels in the device. High selects channel A and low selects channel B. This signal is sampled and the result is latched during the BCR (Bus Configuration Register) write. It programs the sense of the /WAIT//RDY signal appropriate for different bus interfaces. (See /WAIT//RDY below.)
D//C	<u>Data/Control select</u> (input). This signal, when high, provides for direct access to the RDR and TDR. In the case of a multiplexed bus interface, D//C high overrides the address provided to the device.
/SITACK	Status interrupt acknowledge (input, active low). This signal is a status signal that indicates that an interrupt acknowledge cycle is in progress. The device is capable of returning an interrupt vector that may be encoded with the type of interrupt pending during this acknowledge cycle. This signal is compatible with 680xO family microprocessors.
/PITACK	Pulsed interrupt acknowledge (input, active low). This is a strobe signal that indicates that an interrupt acknowledge cycle is in progress. The device is capable of returning an interrupt vector that may be encoded with the type of interrupt pending during this acknowledge cycle. PITACK may be programmed to accept a single pulse or double pulse acknowledge type. This programming is done in the BCR. With the double pulse type selected, the first PITACK is recognized but no action takes place. The interrupt vector is returned on the second pulse if the no-vector option is not selected. The double pulse type is compatible with 8x86 family microprocessors.
/WAIT//RDY	/Wait data ready (output, active low). This signal indicates when the data is available during a read cycle, when the device is ready to receive data during a write cycle, and when a valid vector is available during an interrupt acknowledge cycle. It may be programmed to function either as a Wait signal or a Ready signal using the state of the A//B pin during the BCR write. When A//B is high during the BCR write, this signal functions as a wait output and thus supports the READY function of 8x86 family microprocessors. When A//B is low during the BCR write, this signal functions as a ready output and this supports the DTACK function of 680x0 family microprocessors.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-90657
		REVISION LEVEL	SHEET 39

TABLE III. <u>Pin descriptions</u> - Continued.

Symbol	Function
AD15 - ADO	Address/Data bus (bidirectional, active high, tri-state). The AD signals carry addresses to, and data to and from, the device. When the 16-bit non-multiplexed bus is selected, AD15 - 0 carry data to and from the device. Addresses are provided using a pointer within the device that is loaded with the desired register address. When the 8-bit non-multiplexed bus is selected without separate address, only AD7 - 0 are used to transfer data. The pointer is used for addressing, AD15 - 8 are unused. When the 8-bit non-multiplexed bus is selected with separate address, AD7 - 0 are used to transfer data, while AD15 - 8 are used as an address bus. When the 16-bit multiplexed bus is selected, addresses are latched from AD7 - 0 and data transfers are sixteen bits wide. When the 8-bit multiplexed bus is selected without separate address, only AD7 - 0 are used to transfer addresses and data; AD15 - 8 are unused. When the 8-bit multiplexed bus with separate address is selected, only AD7 - 0 are used to transfer data, while AD15 - 8 are used as an address bus.
/INTA,/INTB	<u>Interrupt request</u> (outputs active low). These signals indicate that the channel has an interrupt condition pending and is requesting service. These outputs are NOT open-drained.
IEIA, IEIB	Interrupt enable in (inputs active high). The IEI signal for each channel is used with the accompanying IEI signal to form an interrupt daisy chain. An active IEI indicates that no device having higher priority is requesting or servicing an interrupt.
IEOA, IEOB	Interrupt enable out (outputs active high). The IEO signal for each channel is used with the accompanying IEI signal to form an interrupt daisy chain. IEO is low if IEI is low, an interrupt is under service in the channel, or an interrupt is pending during an interrupt acknowledge cycle.
/TXACKA, /TXACKB	<u>Transmit acknowledge</u> (inputs or outputs, active low). The primary function of these signals is to perform fly-by DMA transfers to the transmit FIFO's. Also, they can be used as bit inputs or outputs.
/RXACKA, /RXACKB	Receive acknowledge (inputs or outputs, active low). The primary function of these signals is to perform fly-by DMA transfers from the receive FIFO's. Also they can be used as bit inputs or outputs.
TXDA, TXDB	Transmit data (outputs, active high 3-state). These signals carry the serial transmit data for each channel.
RxDA, RxDB	Receive data (inputs, active high). These signals carry the serial receive data for each channel.
/TxCA, /TxCB	Transmit clock (inputs or outputs, active low). These signals are used as clock inputs for any of the functional blocks within the device. They may also be used as outputs for various transmitter signals or internal clock signals.
/RxCA, /RxCB	Receive clock (inputs or outputs, active low). These signals are used as clock inputs for any of the functional blocks within the device. They may also be used as outputs for various receiver signals or internal clock signals.
/T×REQA, /T×REQB	Transmit request (inputs or outputs, active low). The primary function of these signals is to request DMA transfers to the transmit FIFO's. They may also be used as simple inputs or outputs.
/RxREQA, /RxREQB	Receive request (inputs or outputs active low). The primary function of these signals is to request DMA transfers from the receive FIFO's. They may also be used as simple inputs or outputs.
/CTSA, /CTSB	<u>Clear to send</u> (inputs or outputs active low). These signals are used as enables for the respective transmitters. They may also be programmed to generate interrupts on either transition or used as simple inputs or outputs.
/DCDA, /DCDB	<u>Data carrier detect</u> (inputs or outputs, active low). These signals are used as enables for the respective receivers. Also, they may be programmed to generate interrupts on either transition or used as simple inputs or outputs.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-90657
		REVISION LEVEL	SHEET 40

6.6 One part — one part number system. The one part — one part number system described below has been developed to allow for transitions between identical generic devices covered by the four major microcircuit requirements documents (MIL—M-38510, MIL—H-38534, MIL—I-38535, and 1.2.1 of MIL—STD—883) without the necessity for the generation of unique PIN's. The four military requirements documents represent different class levels, and previously when a device manufacturer upgraded military product from one class level to another, the benefits of the upgraded product were unavailable to the Original Equipment Manufacturer (OEM), that was contractually locked into the original unique PIN. By establishing a one part number system covering all four documents, the OEM can acquire to the highest class level available for a given generic device to meet system needs without modifying the original contract parts selection criteria.

Military documentation format	Example PIN under new system	Manufacturing source listing	Document <u>listing</u>
New MIL-M-38510 Military Detail Specifications (in the SMD format)	5962-XXXXXZZ(B or S)YY	QPL-38510 (Part 1 or 2)	MIL-BUL-103
New MIL-H-38534 Standardized Military Drawings	5962-XXXXXZZ(H or K)YY	QML+38534	MIL-BUL-103
New MIL-I-38535 Standardized Military Drawings	5962-XXXXXZZ(Q or V)YY	QML-38535	MIL-BUL-103
New 1.2.1 of MIL-STD-883 Standardized	5962-XXXXXZZ(M)YY	MIL-BUL-103	MIL-BUL-103

6.7 Sources of supply.

- 6.7.1 <u>Sources of supply for device classes B and S</u>. Sources of supply for device classes B and S are listed in QPL-38510.
- 6.7.2 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DESC-EC and have agreed to this drawing.
- 6.7.3 Approved sources of supply for device class M. Approved sources of supply for class M are listed in MIL-BUL-103. The vendors listed in MIL-BUL-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DESC-EC.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-90657
		REVISION LEVEL	SHEET 41