
				 -					REVI	SIONS		- : - : :							- i	
LTR	T					DESC	RIPTI	ON	112	0.0140	, ————————————————————————————————————		To	ATE (YR-MO	- DAY	Т	ADD	ROVE	
A	Ch	anges	s in a	cords					224 (24	· ·		+	W	-		+			
	1													94-07-14 Monica L. Poelki			Ŭ			
В	Ad	d devi anges	ices to throu	/pes (ighout	pes 03-04. Add case outlines N, Y. Editorial ghout.					96-	09-03	1	Mo	nica l	Poe	lking				
												٠								
REV	Γ	Ι	Ī	l			1		<u> </u>				<u> </u>		Ī	<u> </u>	I	1	ľ	
SHEET			<u> </u>						 											
REV	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В		
SHEET	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32		
REV STATU	S		<u> </u>	RE	/	I	В	В	В	В	В	В	В	В	В	В	В	В	В	В
OF SHEETS				SHE	ET		1	2	3	4	5	6	7	8	9	10	11	12	13	14
PMIC N/A					PAREI istophe	BY er A. Ra	auch					DEFE						MBUS		
STAN MICRO DRA	CIR	CUI	Т		CKED mas M	BY I. Hess			COLUMBUS, OHIO 43216											
THIS DRAWING IS AVAILABLE FOR USE BY ALL			ROVED	D BY Poelkir	ng			MIC	ROC	RCUI ONTR M ME	OLLE	R W	TH 32	2K BY	TES	LE-CH OF EI CON	HIP, 8 PROM	-BIT 1		
DEPARTMENTS AND AGENCIES OF THE DEPARTMENT OF DEFENSE			DRA	WING		0-07	DATE		SIZE CAGE CODE				5962-91697							
AMSC	N/A			REVI	SION	LEVEL	3				1	6	726	8			·UZ·	-3 1 C	J/	
						•	-			SHE	ET	1	,	OF	3:	2				

DESC FORM 193
JUL 94
DISTRIBUTION STATEMENT A. Approved for public release; distribution is unlimited.

5962-E362-96

1. SCOPE

- 1.1 <u>Scope</u>. This drawing documents three product assurance class levels consisting of space application (device class V), high reliability (device classes M and Q), and nontraditional performance environment (device class N). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN. For device class N, the user is cautioned to assure that the device is appropriate for the application environment.
 - 1.2 PIN. The PIN is as shown in the following example:



- 1.2.1 RHA designator. Device classes N, Q, and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. Device class M RHA marked devices meet the MIL-PRF-38535, appendix A specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.
 - 1.2.2 Device type(s). The device type(s) identify the circuit function as follows:

Device type	Generic number	Circuit function
01	87C51FC	High performance CHMOS single chip 8-bit microcontroller with 32K bytes user programmable EPROM
02	87C51FC-16	High performance CHMOS single-chip 8-bit microcontroller with 32K bytes user programmable EPROM
03	87C51FC	High performance CHMOS single chip 8-bit microcontroller with 32K bytes user programmable EPROM
04	87C51FC-16	High performance CHMOS single-chip 8-bit microcontroller with 32K bytes user programmable EPROM

1.2.3 <u>Device class designator</u>. The device class designator is a single letter identifying the product assurance level as follows:

Device class	Device requirements documentation
М	Vendor self-certification to the requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A
N	Certification and qualification to MIL-PRF-38535 with a nontraditional performance environment $\underline{1}$ /
Q or V	Certification and qualification to MIL-PRF-38535

1/ Any device outside the traditional performance environment; i.e., an operating temperature range of -55°C to +125°C and which requires hermetic packaging.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-91697
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216		REVISION LEVEL B	SHEET 2

1.2.4 Case outline(s).	The case outline(s) are as designated in	-411 S.T	- 400E and		
Outline letter					
M	GQCC1-J44	minals		ackage style	- = :
· T		44	Ceran	nic chip carrier, J-leaded pac	kage <u>2</u> /
	See figure 1	44	Сегап	nic chip carrier, J-leaded pac	kage <u>2</u> /
Û	CQCC1-N44	44	Squar	e chip carrier package 2/	
X	CDIP2-T40 or GDIP1-T40	40	Dual-ii	n-line package <u>2</u> /	
· Z	See figure 1	44	Ceram	nic chip carrier, gullwing-lead	led package <u>2</u> /
Y	MS-018-AC <u>3</u> /	44	Plastic	chip carrier, J-leaded	. 5 =
N	MS-011-AC <u>3</u> /	40		dual-in-line package	
MIL-PRF-38535, appendix		535 for (
1.3 Absolute maximum	ratings. 4/				
Storage temperature in	range	· 	-65°C to +	150°C	
Voltage on EA/V _{DD} pi	n to Vee	1	0.0 V dc to	+13.0 V dc	
Voltage on any other	pin to V _{SS}		-0.5 V dc to	16.5 V dc	
Maximum lou per I/O	pin		-0.0 ¥ do 15 m∆	0 10.5 V UC	
Power dissipation (Po)	• • • • •	15 III. 1 E IA/ E/		
l ead temperature (sol	dering 10 seconds)		1.5 VV <u>J</u> I		
Thermal resistance, ju	raction to case (A .)		205 C		
Case II Y and M	inction-to-case (O _{JC}).		^ *4U_O		
Cases U, A and M			See MIL-S	ID-1835	
Cases I, Z and N .		• • • • •	14°C/vv		
_ Cases Y			15°C/W		
Endurance			50 cycles/by	yte, minimum	
Data retention			10 years, m	inimum	
			-		
1.4 Recommended op	erating conditions.				
Case Operating Temper	erature Range				
devices 01, 02			-55°C to +	125°C 6/	
devices 03, 04		• • • • •	-40° C to +	85°C 6/	
Supply Voltage, Vcc			+5 0 V dc -	+ 20% 	
Oscillator frequency			7 5 MHz to	I 2070 - 46 BALL=	
Oscillator frequency .			3.5 NITZ IC) 16 MHZ	
Fault coverage mea	g for device classes N, Q, and V. surement of manufacturing 0-883, test method 5012)				
logic tests (wite-5 i.e.	J-883, test method 5012)	• • • • •	XX percent	. <u>7</u> /	į
2. APPLICABLE DOCI	IRRENITO				
2. AFFLICABLE DOG	UMEN 15				
drawing to the extent speci	fication, standards, and handbooks. The fied herein. Unless otherwise specified, ex of Specifications and Standards (DoE	the issu-	es of these	documents are those listed in	in the issue of the
SPECIFICATION	ex of openinoalions and olandards (Doc	Nooj an	a sabbierrie	ent (nereto, cited in the solici	tation.
MILITARY					
MIL-PRF-38535 -	Integrated Circuits, Manufacturing, Gene	ral Spec	cification for	r.	
STANDARDS					
MILITARY					
MIL-STD-973 - Co	st Methods and Procedures for Microele Infiguration Management. Icrocircuit Case Outlines.	ctronics.			
3/ See JEDEC Publica					ļ
the maximum levels 5/ Power dissipation be 6/ Case temperatures	absolute maximum rating may cause pe may degrade performance and affect re ased on package heat transfer limitations are instant on. d when they become available.	liability.			ation at
			יושר		
	TANDADD	١	SIZE		
	STANDARD	l	A		5962-91697
	CIRCUIT DRAWING				
	PLY CENTER COLUMBUS	I		REVISION LEVEL	CHEET
COLUM	IBUS, OHIO 43216				SHEET
		1	ĺ	В	3

HANDBOOKS

MILITARY

MIL-HDBK-103 - List of Standard Microcircuit Drawings (SMD's).

MIL-HDBK-780 - Standard Microcircuit Drawings.

(Unless otherwise indicated, copies of the specification, standards, and handbooks are available from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 <u>Non-Government publication</u>. The following document forms a part of this document to the extent specified herein. Unless otherwise specified, the issues of the documents which are DoD adopted are those listed in the issue of the DODISS cited in the sloicitation. Unless otherwise specified, the issues of documents not listed in the DODISS are the issues of the documents cited in the solicitation.

ELECTRONICS INDUSTRIES ASSOCIATION (EIA)

JEDEC Publication 95 - Registered and Standard Outlines for Semiconductor Devices.

(Applications for copies should be addressed to the Electronic Industry Association, 2500 Wilson Boulevard, Arlington, VA 22201-3834).

2.3 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

- 3.1 <u>Item requirements</u>. The individual item requirements for device classes N, Q, and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for device class M shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein.
- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes N, Q, and V or MIL-PRF-38535, appendix A and herein for device class M.
 - 3.2.1 Case outline(s). The case outline(s) shall be in accordance with 1.2.4 herein and figure 1.
 - 3.2.2 Terminal connections. The terminal connections shall be as specified on figure 2.
 - 3.2.3 Block diagram. The block diagram shall be as specified on figure 3.
 - 3.2.4 Radiation exposure circuit. The radiation exposure circuit shall be as specified when available.
- 3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full case operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are defined in table I.
- 3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked as listed in MIL-HDBK-103. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes N, Q, and V shall be in accordance with MIL-PRF-38535. Marking for device class M shall be in accordance with MIL-PRF-38535, appendix A.
- 3.5.1 <u>Certification/compliance mark</u>. The certification mark for device classes N, Q, and V shall be a "QML" or "Q" as required in MIL-PRF-38535. The compliance mark for device class M shall be a "C" as required in MIL-PRF-38535, appendix A.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-91697
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216		REVISION LEVEL B	SHEET 4

- 3.6 <u>Certificate of compliance</u>. For device classes N, Q, and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6.2 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes N, Q, and V, the requirements of MIL-PRF-38535 and herein or for device class M, the requirements of MIL-PRF-38535, appendix A and herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes N, Q, and V in MIL-PRF-38535 or for device class M in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 Notification of change for device class M. For device class M, notification to DSCC-VA of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change as defined in MIL-STD-973.
- 3.9 <u>Verification and review for device class M.</u> For device class M, DSCC, DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
- 3.10 <u>Microcircuit group assignment for device class M</u>. Device class M devices covered by this drawing shall be in microcircuit group number 105 (see MIL-PRF-38535, appendix A).
- 3.11 <u>Processing EPROMS.</u> All testing requirements and quality assurance provisions herein shall be satisfied by the manufacturer prior to delivery.
- 3.11.1 <u>Erasure of EPROMS.</u> When specified, devices shall be erased in accordance with the procedures and characteristics specified in 4.5.
- 3.11.2 <u>Programmability of EPROMS.</u> When specified, devices shall be programmed in accordance with the specified pattern using the procedures and characteristics specified in 4.6 herein and table III.
- 3.11.3 <u>Verification and erasure of programmability of EPROMS.</u> When specified, devices shall be verified as either programmed to the specified pattern using the procedures and characteristics specified in 4.6 and table III, or erased. As a minimum, verification shall consist of performing a functional test (subgroup 7) to verify that all bits are in the proper state. Any bit that does not verify to be in the proper state shall constitute a device failure, and shall be removed from the lot.

SIZE A		5962-91697
	REVISION LEVEL B	SHEET 5

		TABLE I. Electrical perform	nance characteris	tics.			
Test	Symbol	Conditions 1/	Group A subgroups	Device type	Li	mits	Unit
		$4.0 \text{ V} \le \text{V}_{CC} \le 6.0 \text{ V}$ $\text{V}_{SS} = 0.0 \text{ V}$ unless otherwise specified	0003.022	.,,,,,	Min	Max	
Input low voltage	V _{IL}		1,2,3	All	-0.5 <u>2</u> /	0.2 V _{CC} -0.1	V
Input high voltage (except XTAL1, RST)	V _{IH}				0.2 V _{CC} +0.9	V _{CC} +0.5	
Input high voltage (XTAL and RST)	V _{IH1}				0.7 V _{CC}	V _{CC} +0.5	
Output low voltage (ports 1,2,3) 3/	V _{OL}	I _{OL} = 100 μA <u>4</u> / I _{OL} = 1.6 mA I _{OL} = 3.5 mA				0.3 0.45 1.0	
Output low voltage (port 0, ALE, PSEN) 3/	V _{OL1}	I _{OL} = 200 μA <u>4</u> / I _{OL} = 3.2 mA I _{OL} = 7.0 mA				0.3 0.45 1.0	
Output high voltage (port 1, 2, 3, ALE, PSEN)	V _{OH}	I _{OH} = -10 μA I _{OH} = -30 mA I _{OH} = -60 mA			V _{CC} -0.3 V V _{CC} -0.7 V V _{CC} -1.5 V		
Output high voltage (ports 0, in external bus mode)	V _{OH1}	I _{OH} = -200 μΑ <u>5/</u> I _{OH} = -3.2 mA I _{OH} = -7.0 mA				V _{CC} -0.3 V V _{CC} -0.7 V V _{CC} -1.5 V	
Logical 0 input current (ports 1, 2, and 3)	I _{IL}	V _{IN} = 0.45 V				-75	μА
Input leakage current (port 0)	I _{IL}	0.45 ≤ V _{IN} ≤ V _{CC}				±10	
Logical 1 to 0 transition current (ports 1, 2, and 3)	I _{TL}	V _{IN} = 2.0 V				-750	
RST pulldown resistor	R _{RST}				40	225	kΩ
Power supply current	Icc	<u>6</u> / <u>7</u> /	1,2,3				
Running at 16 MHz Idle mode at 16 Mhz Power down mode						45 15 130	mA mA μA
Pin capacitance 2/	C _{IO}	at 1.0 MHz, 25°C See 4.4.1c	4	All		10	pF
Functional testing		See 4.4.1e, V _{CC} = 4.0 V	7,8				

See footnotes at end of table.

STANDARD
MICROCIRCUIT DRAWING
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 43216

SIZE

A

SIZE

A

REVISION LEVEL
B

SHEET
6

Test	Symbol	Conditions <u>1</u> / 4.0 V ≤ V _{CC} ≤ 6.0 V	Group A subgroups	Device type	I	_imits	Unit
		V _{SS} = 0.0 V unless otherwise specified	Subgroups	type	Min	Max	7
ALE pulse width	t _{LHLL}	Load capacitance for	9,10,11	All	2t _{CLCL-40}		ns
Address valid to ALE low	t _{AVLL}	port 0, ALE/PROG and PSEN = 100 pF, load capacitance for all other outputs = 80 pF <u>8</u> /			t _{CLCL-40}		1
Address hold after ALE low	t _{LLAX}				t _{CLCL-30}		1
ALE low to valid instruction in	t _{LLIV}					4t _{CLCL-100}	
ALE low to PSEN low	t _{LLPL}				t _{CLCL-30}		1
PSEN pulse width	t _{PLPH}				3t _{CLCL-45}		1
PSEN low to valid instruction in	t _{PLIV}			:	OLOL-10	3t _{CLCL-105}	
Input instruction hold after PSEN	t _{PXIX}				0		
Input instruction float after PSEN	t _{PXIZ}					t _{CLCL-25}	
Address to valid instruction in	t _{AVIV}				5t _{CLCl}	5t _{CLCL-105}	
PSEN low to address float	t _{PLAZ}	Load capacitance for port 0, ALE/PROG and PSEN =				10	1
RD pulse width	t _{RLRH}	100 pF, load capacitance for all other outputs = 80 pF <u>8</u> /			6t _{CLCL-100}		1
WR pulse width ALE low	^t wLWH				6t _{CLCL-100}		
RD low to valid data in	t _{RLDV}					6t _{CLCL-165}	
Data hold after RD	t _{RHDX}			ļ	0	<u> </u>	1
DATA float after RD	t _{RHDZ}					2t _{CLCL-60}	1
ALE low to valid data in	t _{LLDV}					8t _{CLCL-150}	
Address to valid data in	t _{AVDV}					9t _{CLCL-165}	
ALE low to RD or WR low	tLLWL				3t _{CLCL-50}	3t _{CLCL+50}	1
Address valid to WR low	t _{AVWL}				^{4t} CLCL-130		
Data valid before WR	t _{QVWX}				t _{CLCL-50}		
DATA hold after WR	twHQX				t _{CLCL-50}		
Data valid to WR high See footnotes at end of tab	t _{QVWH} ble.				7t _{CLCL-150}		
			0.177	<u></u>			-
MICRO	STANDARI CIRCUIT DI	RAWING	SIZE A			5962-9	1697
	PPLY CENT VIBUS, OHIO	ER COLUMBUS D 43216		REVISIO	ON LEVEL B	SHEET 7	

DESC FORM 193A JUL 94

,		TABLE I. Electrical performa	nce characteris	tics - Contir	nued.		
Test	Symbol	Conditions 1/	Group A subgroups	Device type	L	Unit	
		$4.0 \text{ V} \leq \text{V}_{CC} \leq \overline{6.0} \text{ V}$ $\text{V}_{SS} = 0.0 \text{ V}$ unless otherwise specified		1,750	Min	Max	7
RD low to address float	t _{RLAZ}	Load capacitance for port 0, ALE/PROG and PSEN =	9,10,11	All		0	ns
RD or WR high to ALE high	twhLH	100 pF, load capacitance for all other outputs = 80 pF <u>8</u> /			t _{CLCL-40}	t _{CLCL+40}	
Serial port clock cycle time	^t xLXL	Serial port timing-shift register mode load			12t _{CLCL}		
Output data setup to clock rising edge	^t QVXH	capacitance = 80 pF			10t _{CLCL-133}		
Output data hold after clock rising edge	txHQX		Ì		^{2t} CLCL-117		
Input data hold after clock rising edge	^t XHDX				0		
Clock rising edge to input data valid	t _{XHDV}					10t _{CLCL-133}	
Oscillator frequency	1/t _{CLCL} 8/	External clock drive		01,03 02,04	3.5 3.5	12 16	MHz
High time	t _{CHCX}			All	20		ns
Low time	t _{CLCX}				20		
Rise time <u>2</u> /	^t CLCH					20	
Fall time 2/	tCHCL					20	

1/ The following pins are active low: INT0, INT1, WR, RD, EA of EA/V_{PP}, PROG of ALE/PROG, and PSEN. Case temperatures for devices 01, 02 are -55°C to +125°C, and for devices 03, 04 are -40°C to +85°C instant on. Unless otherwise specified, all test conditions shall be worst case condition. The supply voltage and operating temperature shall be as specifed in section 1.4.

2/ Guaranteed to the limits specified in table I, if not tested.

3/ Under steady state (nontransient) conditions, I_{OL} must be externally limited as follows:

Maximum I_{OL} per port pin:

10 mA

Maximum I_{OL} per port pin:

Maximum I_{OL} per 8-bit port - port 0

Maximum I_{OL} per ports 1, 2 and 3

Maximum I_{OL} per ports 1, 2 and 3

Maximum total I_{OL} for all output pins:

71 mA


If I_{OL} exceeds the test condition, V_{OL} may exceed the related specification. Pins are not guaranteed to sink current greater than the listed conditions.

- 4/ Capacitive loading on ports 0 and 2 may cause spurious noise pulses to be superimposed on the V_{OL}s of ALE and ports 1 and 3. The noise is due to external bus capacitance discharging into the port 0 and port 2 pins when these pins make 1 to 0 transitions during bus operations. In applications where capacitance loading exceeds 100 pFs, the noise pulse on the ALE signal may exceed 0.8 V. In these cases, it may be desirable to qualify ALE with schmitt trigger, or use an address latch with a schmitt trigger strobe input.
- 5/ Capacitive loading on ports 0 and 2 cause the VOH on ALE and PSEN to drop below the 0.9 VCC specification when the address lines are stabilizing

 $\underline{6}$ / Minimum V $_{ extstyle exts$

 I_{CC} is measured with all output pins and XTAL2 disconnected; XTAL1 driven with t_{CLCH} , t_{CHCL} = 5 ns, $V_{IL} = V_{SS} + 0.5 \text{ V}$, $V_{IH} = V_{CC} - 0.5 \text{ V}$ measured with EA and RST connected to V_{CC} . Idle and power down currents measured with EA and RST connected to V_{SS} . Power down currents measured with XTAL1 connected to V_{SS} . 8/ Timings tested at 16 MHz only but guaranteed across the specified operating frequency range

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-91697
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216		REVISION LEVEL B	SHEET 8



Case T


	Family: Ceramic leadless chip carrier								
Symbol		Inches		Millimeters					
	Min	Max	notes	Min	Max	Notes			
Α	.060	.088		1.52	2.23				
A ₁	.157	.200	EPROM lid	3.99	5.08	EPROM lid			
A ₂	.102	.134	EPROM lid	2.59	3.40	EPROM lid			
A ₃	.055	.065		1.40	1.65				
В	.014	.018		0.35	0.46				
СР	.000	.004		0.00	0.10				
D	.640	.670		16.25	17.02				
D_1	.50	00		12	2.70				
D_2	.60	00		1:	5.24				
E	.640	.670		16.25	17.02				
E ₁	.50	00		12	2.70				
E ₂	.600			1	5.24				
e	.044	.056		1.12	1.42				
N	4.	4			44				
R	.027	.033		0.69	0.84				

Ceramic chip carrier, J-leaded package

FIGURE 1. <u>Case outlines</u> - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-91697
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216		B	10





Ceramic chip carrier, gullwing-leaded package

FIGURE 1. <u>Case outlines</u> - Continued.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216	SIZE A		5962-91697
		REVISION LEVEL B	SHEET 11

DESC FORM 193A JUL 94

Case Z

-14-1	Family: Ceramic leadless chip carrier					
Symbol		Inches			Millimeter	S
	Min	Max	Notes	Min	Max	Notes
Α	.060	.090		1.52	2.29	
A ₁	.157	.200	EPROM lid	3.99	5.08	EPROM lid
A_2	.102	.134	EPROM lid	2.59	3.40	EPROM lid
A ₃	.055	.065		1.40	1.65	
В	.014	.018		0.35	0.46	
СР	0.00	.004		0.00	0.10	
D	.716	.748		18.19	19.00	
D ₁	.50	00		12	2.70	
D_2	.640	.660		16.25	16.76	
Е	.716	.748		18.19	19.00	
E ₁	.50	00		12	2.70	
E ₂	.640	.660		16.25	16.76	
e	.044	.056		1.12	1.42	
N	4-	4			44	

Ceramic chip carrier, gullwing-leaded package

FIGURE 1. Case outlines - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-91697
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216		REVISION LEVEL B	SHEET 12




FIGURE 2. Terminal connections.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216

SIZE A		5962-91697
	REVISION LEVEL B	SHEET 13

DESC FORM 193A JUL 94






FIGURE 2. Terminal connections - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-91697
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216		REVISION LEVEL B	SHEET 14



External data memory read cycle



External program memory read cycle





FIGURE 4. Switching waveforms and test circuit.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216	SIZE A		5962-91697
		REVISION LEVEL B	SHEET 16

External data memory read cycle



External clock drive waveform







FIGURE 4. Switching waveforms and test circuit - Continued.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216	SIZE A		5962-91697
		REVISION LEVEL B	SHEET 17

Shift register mode timing waveforms







Float waveforms



AC inputs during testing are driven at V_{CC} -0.5 V for a logic "1" and 0.45 V for a logic "0". Timing measurements are made at V_{IH} minimum for a logic "1" and V_{IL} maximum for a logic "0".

For timing purposes a port pin is no longer floating when a 100 mV change from load voltage occurs, and begins to float when a 100 mV change from the loaded V_{OH}/V_{OL} level occurs. $I_{OL}/I_{OH} \ge \pm 20$ mA.


FIGURE 4. Switching waveforms and test circuit - Continued.

STANDARD
MICROCIRCUIT DRAWING
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 43216

SIZE
A

SP62-91697

REVISION LEVEL
B
SHEET
18



Output	R _L	C _L
Port <u>0,</u> ALE, PSEN	1.2 kΩ	100 pF
All other outputs	2.4 kΩ	80 pF

NOTES:

- All diodes are 1N914 or equivalent.
 C_L includes tester and fixture capacitance.

FIGURE 4. Timing waveforms and test circuit -Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-91697
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216		B	19

DESC FORM 193A JUL 94

4. QUALITY ASSURANCE PROVISIONS

- 4.1 <u>Sampling and inspection</u>. For device classes N, Q, and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. For device class M, sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.
- 4.2 <u>Screening.</u> For device classes N, Q, and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection.

4.2.1 Additional criteria for device class M.

- a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition C or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015 of MIL-STD-883.
 - (2) $T_A = +125^{\circ}C$, minimum.
- b. Interim and final electrical test parameters shall be as specified in table II herein.
- c. A data retention stress test shall be included as part of the screening procedure and shall consist of the following steps:

Margin test method A. 1/

- (1) Program greater than 95 percent of the bit locations, including the slowest programming cell (see 3.11.2). The remaining cells shall provide a worst case speed pattern.
- (2) Bake, unbiased, for 72 hours at +140°C to screen for data retention lifetime.
- (3) Perform a margin test using $V_M = +5.9 \text{ V}$ at +25°C using loose timing (i.e., $T_{ACC} > 1 \mu s$).
- (4) Perform dynamic burn-in (see 4.2.1a).
- (5) Margin at $V_M = 5.9 \text{ V}$.
- (6) Perform electrical tests (see 4.2).
- (7) Erase (see 3.11.1), except devices submitted for groups A, B, C and D testing.
- (8) Verify erasure (see 3.11.3).

Margin test method B. 2/

- (1) Program at +25°C, 100 percent of the bits.
- (2) Bake, unbiased, for 24 hours at +250°C.
- (3) Perform margin test at V_M = 5.9 V.
- (4) Erase (see 3.11.1).
- (5) Perform interim electrical tests in accordance with table II.
- (6) Program 100 percent of the bits and verify (see 3.11.3).
- (7) Perform burn-in (see 4.2a).

1/ Devices must have a transparent lid. 2/ For solid lid packages, steps 1-3 only.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-91697
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216		REVISION LEVEL B	SHEET 20

- (8) One-hundred percent test at +25°C (group A, subgroups 1 and 7). V_M = 5.9 V with loose timing, apply PDA.
- (9) Perform remaining final electrical subgroups and group A testing.
- (10) Erase, devices may be submitted for groups B, C, and D at this time.
- (11). Verify erasure (see 3.11.3). Steps 1 through 4 are performed at wafer level.

4.2.2 Additional criteria for device classes N, Q, and V.

- a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015 of MIL-STD-883.
- b. Interim and final electrical test parameters shall be as specified in table II herein.
- Additional screening for device class V beyond the requirements of device class Q shall be as specified in MIL-PRF-38535, appendix B.
- 4.3 Qualification inspection for device classes N, Q, and V and U. Qualification inspection for device classes N, Q, and V shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).
- 4.4 <u>Conformance inspection</u>. Technology conformance inspection for classes N, Q, and V shall be in accordance with MIL-PRF-38535 including groups A, B, C, D, and E inspections and as specified herein except where option 2 of MIL-PRF-38535 permits alternate in-line control testing. Quality conformance inspection for device class M shall be in accordance with MIL-PRF-38535, appendix A and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

4.4.1 Group A inspection.

- a. Tests shall be as specified in table II herein.
- b. Subgroup 5 and 6 in table I., method 5005 of MIL-STD883 shall be omitted
- c. Subgroup 4 (C_{IO} measurement) shall be measured only for the initial test and after process or design changes which may affect capacitance. Sample size is fifteen devices with no failures, and all input and output terminals tested.
- d. All devices selected for testing shall have the EPROM programmed with a checkerboard pattern or equivalent. After completion of all testing, the devices shall be erased and verified (except devices submitted for groups C and D testing).
- e. Subgroups 7 and 8 shall consist of verifying the EPROM pattern specified and the instruction set. The instruction set forms a part of the vendors test tape and shall be maintained and available from the approved source of supply.
- 4.4.2 Group C inspection. The group C inspection end-point electrical parameters shall be as specified in table II herein.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-91697
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216		REVISION LEVEL B	SHEET 21

TABLE II. Electrical test requirements.

Test requirements	Subgroups (in accordance with MIL-STD-883, method 5005, table I)		Subgroups (in accordance with MIL-PRF-38535, table III)		
	Device class M	Device class N	Device class Q	Device class V	
Interim electrical parameters (see 4.2)				1,7,9	
Final electrical parameters (see 4.2)	1,2,3,7,8,9,10,11 <u>1</u> /	1,2,3,7,8,9,10, 11 <u>1</u> /	1,2,3,7,8,9,10, 11 <u>1</u> /	1,2,3,7,8,9,10, 11 <u>2</u> /	
Group A test requirements (see 4.4)	1,2,3,4,7,8,9,10,11	1,2,3,4,7,8,9,1 0,11	1,2,3,4,7,8,9,1 0,11	1,2,3,4,7,8,9,1 0,11	
Group C end-point electrical parameters (see 4.4)	2,8A,10	2,8 A ,10	2,8A,10	2,8A,10	
Group D end-point electrical parameters (see 4.4)	2,8A,10	2,8A,10	2,8A,10	2,8A,10	
Group E end-point electrical parameters (see 4.4)	1,7,9	1,7,9	1,7,9	1,7,9	

^{1/} PDA applies to subgroup 1.

- 4.4.2.1 Additional criteria for device class M. Steady-state life test conditions, method 1005 of MIL-STD-883:
 - a. Test condition C or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.
 - b. $T_A = +125^{\circ}C$, minimum.
 - c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.
- 4.4.2.2 <u>Additional criteria for device classes N. Q. and V.</u> The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB, in accordance with MIL-PRF-38535, and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.
 - 4.4.3 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table II herein.
- 4.4.4 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein).
 - a. End-point electrical parameters shall be as specified in table II herein.
 - b. For device classes N, Q, and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RHA level being tested. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535, appendix A for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at T_A = +25°C ±5°C, after exposure, to the subgroups specified in table II herein.
 - c. When specified in the purchase order or contract, a copy of the RHA delta limits shall be supplied.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-91697
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216		REVISION LEVEL B	SHEET 22

^{2/} PDA applies to subgroups 1 and 7.

- 4.5 <u>Erasing procedure</u>. The recommended erasure procedure is exposure to ultraviolet light (at 2537 Angstroms) to an integrated dose of at least 15 W-s/cm². Exposing the EPROM to an ultraviolet lamp of 12,000 μ W/cm² rating for 20 to 30 minutes, at a distance of about 1 inch, should be sufficient.
- 4.6 <u>Programming procedures</u>. The programming characteristics in table III and the following procedures shall be used for programming the device:
 - a. Connect the device in the electrical configuration (see figure 5) for programming. The waveforms of figure 5 and programming characteristics of table III shall apply.
 - b. Initially and after each erasure, all bits are in high "H" state. Information is introduced by selectively programming "L" into the desired bit locations. A programmed "L" can be changed to an "H" by ultraviolet light erasure (see 4.5).
 - 5. PACKAGING
- 5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes N, Q, and V or MIL-PRF-38535, appendix A for device class M.
 - 6. NOTES
- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.1.1 Replaceability. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
 - 6.1.2 Substitutability. Device class Q devices will replace device class M devices.
- 6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-973 using DD Form 1692, Engineering Change Proposal.
- 6.3 <u>Record of users</u>. Military and industrial users should inform Defense Supply Center Columbus when a system application requires configuration control and which SMD's are applicable to that system. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DSCC-EC, telephone (614) 692-0525.
- 6.4 <u>Comments</u>. Comments on this drawing should be directed to DSCC-VA, Columbus, Ohio 43216-5000, or telephone (614) 692-0674.

SIZE A		5962-91697
	REVISION LEVEL B	SHEET 23

TABLE III. EPROM programming and verification characteristics.

Parameter	Symbol	Conditions		Limits	Unit
			Min	Max	
Programming supply voltage	V _{PP}	EPROM programming and verification characteristics	12.5	13.0	٧
Programming supply current	I _{PP}	See figure 5, T _A = 21°C to 27°C, V _{CC} = 5.0 V ± 0.25 V, V _{SS} = 0.0 V		75	mA
Oscillator frequency	1/t _{CLCL}	$\int_{SS} V_{SS} = 0.0 \text{ V}$	4	6	MHz
Ad <u>dres</u> s setup to PROG low <u>1</u> /	t _{AVGL}		48t _{CLCL}		ns
Ad <u>dres</u> s hold after PROG <u>1</u> /	^t GHAX		48t _{CLCL}		
DATA setup to PROG low 1/	t _{DVGL}		48t _{CLCL}		
Da <u>ta h</u> old after PROG <u>1</u> /	t _{GHDX}		^{48t} CLCL		
P2.7 (enable) high to V _{PP} <u>1</u> /	t _{ENSH}		^{48t} CLCL	·	ns
V _{PP} setup to PROG low <u>1</u> /	t _{SHGL}	1	10		μs
V _{PP} hold after PROG 1/	t _{GHSL}		10		
PROG width 1/	t _{GLGH}]	90	110	
Address to data valid <u>1</u> /	t _{AVQV}			^{48t} CLCL	
Enable low to DATA valid <u>1</u> /	t _{ELQV}			^{48t} CLCL	
DATA float after enable <u>1</u> /	t _{EHQZ}		0	^{48t} CLCL	
PROG high to PROG	^t GHGL]	10		

^{1/} Guaranteed to the limits specified in table III, if not tested.

SIZE A		5962-91697
	REVISION LEVEL B	SHEET 24





FIGURE 5. EPROM programming waveforms and configuration.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-91697
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216		REVISION LEVEL B	SHEET 25



Symbol	Definition	Functional	description		
BUS SIGNAL	S				
ABO-15	Address bus	Output used to indicate the n most significant bit (MSB). T assigned to the CPU. Recor	These lines are th	ree-state during cycles not	
DBO-15	Data bus	A 16-bit bidirectional data bumemory or I/O location. DBC are three-state during bus cy pull-up value: 4.7K Ω	Is the most sign	it or receive data from the nificant bit (MSB). These lines d to the CPU. Recommended	; I
BUS CONTRO)L				
D/Ī	Data or instruction	An output signal that indicate Data (high) or for instruction (cycles not assigned to the CF	(low). This signal	is three-state during bus	
M/iO	Memory or I/O	An output signal that indicates memory (low) or I/O (high). To not assigned to the CPU. Rec	his signal is three	e-state during bus cycles	
R.W	Read or write	An output signal that indicates whether the current bus cycle is a read (high) or write (low). This signal is three-state during bus cycles not assigned to the CPU. Recommened pull-up value: 1K Ω			
PSTRA	Physical strobe address	An active low output that can be used to externally latch the memory or XIO address at the low-to-high transition of the strobe. This signal is three-state during bus cycles not assigned to the CPU. Recommended pull-up value: 1K Ω			
STRD	Strobe data	A bidirectional signal. During bus cycles assigned to the CPU, STRD is an active low output that can be used to stobe data during memory or XIO cycles. Use the low-to-high transition to latch the data into memory or data buffers. During non-CPU bus cycles, STRD is an input and the trailing edge (low-to-high transition) is used for sampling bits into the fault Register. NOTE: This pin should never float. Recommended pull-up value: 1K Ω			
RDYD	Ready data	An active low input usually asserted by memory or I/O device to indicate the completion of a data cycle. When RDYD is not active, Wait states are inserted by the CPU. This will stretch out the bus cycle until RDYD is active. Adds S3 states on reads and S4 states on writes. Recommended pull-up value: 1K Ω			
	STANDA	RD	SIZE A		5962-9169
DEF	MICROCIRCUIT ENSE SUPPLY CEN		A		3302-3103
DEFE	COLUMBUS, OI			REVISION LEVEL B	SHEET 27

Symbol	Definition	Functional d	escription		
BUS ARBITRA	ATION				
BGNT	Bus grant	An active low input from an exuse the bus.	kternal arbiter that	indicates the CPU may	
BREQ	Bus request	An active low output indicates During internal CPU cycles, th			
BSYI	Busy in	An active low input indicates to	o the CPU that the	bus is currently in use.	
BSYO	Busy out	An active high output indicates NOTE: During the execution of "locked" until the completion of remain high until the completion.	of the TSB instruct of the instruction.	ion, the bus will remain The BSYO signal will	
CLOCK					
CLK	CPU Clock	Input clock signal (square way	ve, 40% to 60% du	ty cycle).	
TCLK	Timer clock	A 100 KHz square wave clock	input used for time	ers A and B.	
EXTERNAL R	EQUEST				
RST	Reset	A synchronous active low input MIL-STD-1750A. The initialization current internal CPU cycle.			
PNLR	Panel request	An active low input that causes the CPU to HALT at the end of the current instruction and to enter into the panel mode. The CPU will then execute an I/O cycle to read the panel command from the data bus.			
PRST	Power up reset	An asynchronous active low input that initializes the CPU in accordance with MIL-STD-1750A. This signal should only be used during the power-up sequence, as there is a chance to write bad data to memory or I/O.			
STC	Stop counters	An active low input that inhibits the counting of timers A and B.			
HLDEN	Hold enable	An active <u>low input</u> that enables the CPU to respond to the PNLR input. NOTE: If HLDEN is low, the BPT instruction will place the CPU in HALT mode allowing for panel operations. When HLDEN is high, the BPT instruction is treated as a NOP. This signal should not be used to exit the panel mode.			
	STANDA MICROCIRCUIT		SIZE A		5962-91697
DEF	ENSE SUPPLY CEI COLUMBUS, O	NTER COLUMBUS		REVISION LEVEL B	SHEET 28

Symbol	Definition	Functional	description		
EXTERNAL R	EQUEST - Continued.				
Wait	Wait	An active high input extends Ready data but with the oppostates are added (S3 on read high to avoid the wait states.	site sense. When Is and S4 on write:	n wait is low, the extra wait s). The wait signal must be	
DMAC	DMA Cycle	An active low input asserted the bus is currently granted to the CPU to enable the sample	the DMA device.	This signal is used by	
FAULTS			,		
UAER	Unimplemented Address error	An active low input sampled by cycle asserted by the CPU. It is set. If it is low during the I/	f UAER is low duri	ing the memory cycle, bit 8	
PAER	Parity error	An active low input sampled to bus cycle. If PAER is low dup DMA cycle (DMAC is low), the is set.	<u>ring</u> the memory cy	cle, <u>bit</u> 2 is set. In the	4
MPER	Memory Protect error	An active low input sampled by the fault register at the end of each CPU bus cycle. If low during the memory cycle asserted by the CPU, bit 0 is set at the end of CPU cycle. In DMA cycle (DMAC is low), MPER is sampled by the STRD signal and bit 1 is set. NOTE: This input is generated by the MMU or BPU of the MBU chip to indicate that an access fault, execute protect, or write protect violation has been detected.			1
SPRF0/1	Spare faults	These signals are asynchronous to-low transition. When active			
PTF	Programmed I/O Trans- mission fault	An active low input sampled by the fault register at the end of each bus cycle asserted by the CPU. When active low, bit 6 is set.			
INTERRUPTS					
PFINT	Power fail interrupt	The high-to-low transition of t is sensed on the next S0 CLk Interrupt register, making it the disabled or masked.	cycle. This sets I	bit 0 of the pending	
	STANDAR MICROCIRCUIT D		SIZE A		5962-91697
DEF	ENSE SUPPLY CEN COLUMBUS, OH	TER COLUMBUS		REVISION LEVEL	SHEET 29

Symbol	Definition	Functional de	escription		
INTERRUPTS	- Continued.				·····
UINT-2 UINT-8 UINT-10 UINT-11	User interrupts	Six user-defined interrupts wit respectively. On the high-to-loand are sensed on the next clodisabled.	ow transition, they	set internal flip-flops	
UINT-13 UINT-15					
IOLINT1 IOLINT2	I/O Levels	Two active low signals which cand 14 as specified in MIL-ST rising edge of the next clock. NOTE: These inputs are level INTA signal.	D-1750A. The low Both can be mask	v level is sensed at the ed and disabled.	
SPECIAL SIGN	NALS				
HLDAK	Hold Acknowledge	An active high output indicates enters this mode only if the HL fetched, or if the HLDEN is low	DEN input is lowle	ow and the BPT instruction i	
PWRUP	Power up	An active LOW output that ind pleted the built-in test and is in The built-in test checks chip til registers.	itialized to MIL-ST	ΓD 1750.	
INTA	Interrupt acknowledge	An active low output that occurs during the sixteenth bus cycle of the Interrupt request routine sequence. This signal is used in conjunction with XIO 1000h to inform the interrupting device that its interrupt is being serviced by the CPU. The interrupts are then disabled. This output can be used with the appropriate data bit to reset the acknowledged interrupt.			
SNI	Start new instructions	The low-to-high transition indicates that a new instruction will start execution on the next bus cycle. The high-to-low transition indicates that this is the start of the last machine cycle for the current instruction. The signal will remain low during the instruction fetch or if the CPU is executing a series of single machine cycle instructions.			
EDOBF	Enable data Output buffer	An output that indicates the direction of the data on the data bus. When low, the data is going out of the CPU. When high, data is coming into the CPU. This signal can be used to enable an external output buffer to the bus system.			
ENOB	Enable output buffer	An active low output that is us the address lines and bus cor		external output buffers for	
	STANDA MICROCIRCUIT		SIZE A		5962-91697
DEF	ENSE SUPPLY CEN COLUMBUS, OI	ITER COLUMBUS		REVISION LEVEL B	SHEET 30

MBC MBU Ready An active low input from the MBU chip. This signal indicates that the MBU has completed the logical-to-physical address translation. If the MBU is not used, this input should be connected to GND. MBC MBU Connected When the MBU chip is used, this pin should be connected to GND. If the MBU chip is not used, connect the pin to V _{DD} . MBA3 MBA4 Address Four output signals used by the MBU chip. These signals are the same as ABO-3, but occur one clock cycle earlier and do not have three-state buffers. If the MBU chip is not used, these signals should not be	Symbol	Definition	Functional	description		
fault register are set. This signal is also used internally by the CPU to set bit 1 of the pending interrupt register to indicate the machine error. The CPU will then process the interrupt if it is not masked. Internal XIO ready Internal XIO An active low output that indicates that one of the internally implemented XIO is being executed. This signal should be ANDed with the externally generated ready data signal to form the RDYD input signal. INTSTF Interrupt status flag An output indicating the status of the interrupt mechanism. A high indicates enable and a low indicates disable status. This signal is useful in the debugging phase of the user's software. CP Clock Pulse An output used for debugging. On a low-to-high transition, this output (the S0 bus cycle) indicates the beginning of an internal CPU cycle. If RDYD is not activated or the Wait signal is asserted, the low state of the CP signal is extended. MBU FUNCTION MBRDY MBU Ready An active low input from the MBU chip. This signal indicates that the MBU has completed the logical-to-physical address translation. If the MBU is not used, this input should be connected to GND. MBC MBU Connected When the MBU chip is used, this pin should be connected to GND. If the MBU chip is not used, connect the pin to V _{DD} . MBA3 MBU Address Four output signals used by the MBU chip. These signals are the same as ABO-3, but occur one clock cycle earlier and do not have three-state buffers. If the MBU chip is not used, these signals should not be	SPECIAL SIG	SNALS - Continued.				
INTSTF Interrupt status flag and a low indicates disable status. This signal is useful in the debugging phase of the user's software. CP Clock Pulse An output used for debugging. On a low-to-high transition, this output (the SO bus cycle) indicates the beginning of an internal CPU cycle. If RDYD is not activated or the Wait signal is asserted, the low state of the CP signal is extended. MBU FUNCTION MBU Ready An active low input from the MBU chip. This signal indicates that the MBU has completed the logical-to-physical address translation. If the MBU is not used, this input should be connected to GND. MBU Connected When the MBU chip is used, this pin should be connected to GND. If the MBU chip is not used, connect the pin to VDD. MBU Address Four output signals used by the MBU chip. These signals are the same as ABO-3, but occur one clock cycle earlier and do not have three-state buffers. If the MBU chip is out used, these signals should not be	MERR		fault register are set. This si set bit 1 of the pending interi	ignal is also used i rupt register to indi	nternally by the CPU to cate the machine error	
cates enable and a low indicates disable status. This signal is useful in the debugging phase of the user's software. CP Clock Pulse An output used for debugging. On a low-to-high transition, this output (the SO bus cycle) indicates the beginning of an internal CPU cycle. If RDYD is not activated or the Wait signal is asserted, the low state of the CP signal is extended. MBU FUNCTION MBU Ready An active low input from the MBU chip. This signal indicates that the MBU has completed the logical-to-physical address translation. If the MBU is not used, this input should be connected to GND. MBC MBU Connected When the MBU chip is used, this pin should be connected to GND. If the MBU chip is not used, connect the pin to VDD. MBA3 MBU Address Four output signals used by the MBU chip. These signals are the same as ABO-3, but occur one clock cycle earlier and do not have three-state buffers. If the MBU chip is not used, these signals should not be	IXRD		XIO is being executed. This	signal should be A	NDed with the externally	
The S0 bus cycle) indicates the beginning of an internal CPU cycle. If RDYD is not activated or the Wait signal is asserted, the low state of the CP signal is extended. MBU FUNCTION	INTSTF	•	cates enable and a low indica	ates disable status	nechanism. A high indi- . This signal is useful in	
MBC MBU Ready An active low input from the MBU chip. This signal indicates that the MBU has completed the logical-to-physical address translation. If the MBU is not used, this input should be connected to GND. MBC MBU Connected When the MBU chip is used, this pin should be connected to GND. If the MBU chip is not used, connect the pin to V _{DD} . MBA3 MBA4 Address Four output signals used by the MBU chip. These signals are the same as ABO-3, but occur one clock cycle earlier and do not have three-state buffers. If the MBU chip is not used, these signals should not be	СР	Clock Pulse	(the S0 bus cycle) indicates t RDYD is not activated or the	he beginning of an	internal CPU cycle. If	
MBU has completed the logical-to-physical address translation. If the MBU is not used, this input should be connected to GND. MBU Connected When the MBU chip is used, this pin should be connected to GND. If the MBU chip is not used, connect the pin to V _{DD} . MBA3 MBU Address Four output signals used by the MBU chip. These signals are the same as ABO-3, but occur one clock cycle earlier and do not have three-state buffers. If the MBU chip is not used, these signals should not be	MBU FUNCTION	ON				
MBA3 MBU Address Four output signals used by the MBU chip. These signals are the same as ABO-3, but occur one clock cycle earlier and do not have three-state buffers. If the MBU chip is not used, these signals should not be	MBRDY	MBU Ready	MBU has completed the logic	al-to-physical addi	ress translation. If the MBU	
MBA2 ABO-3, but occur one clock cycle earlier and do not have three-state Buffers. If the MBU chip is not used, these signals should not be	MBC	MBU Connected	d When the MBU chip is used, t chip is not used, connect the	his pin should be o pin to V _{DD} .	connected to GND. If the MB	:U
	MBA2 MBA1	MBU Address	ABO-3, but occur one clock cycle earlier and do not have three-state buffers. If the MBU chip is not used, these signals should not be			
LSTRA Logical An active low output used only by the MMU (in the MBU chip) to latch the logical memory address. When the MBU is used, this signal should be Address pulled-up with a 1.0K Ω resistor. If the MBU chip is not used, this signal should not be connected.	LSTRA	Strobe	logical memory address. Whe pulled-up with a 1.0K Ω resist	en the MBU is use	d, this signal should be	
				SIZE A		5962-9169
CTANDADD	DEF	MICKOCIRCUIT ENSE SUPPLY CEN COLUMBUS, OF	ITER COLUMBUS		REVISION LEVEL	SHEET

Symbol	Definition	Functional description
MBU FUNCTI	ION - Continued.	
MBDI	MBU Data or instruction	An output signal used by the MBU chip. This signal is the same as D/I but one clock cycle earlier and without a three-state buffer. If the MBU chip is not used, this signal should not be connected.
мвм	MBU Memory	An output signal used by the MBU chip. This signal is the same as M/IO but occurs one cycle earlier and without three-state buffer. If the MBU chip is not used, this signal should not be connected.
MBS	MBU Status	An active low pulse used by the MBU. This signal indicates that the status register has been changed. If the MBU chip is not used, this signal should not be connected.
AS3 AS2 AS1 AS0	Address state	Four output signals used by the MBU chip to select the page register in the MMU. These outputs are three-state during bus cycles not assigned to the CPU and require pull-up resistors (recommended value: $4.7 \mathrm{K}~\Omega$).
AK3 AK2 AK1 AK0	Access key	Four output signals used by the MBU to match the Access Lock. These outputs are three-state during bus cycles not assigned to the CPU and require pull-up resistors (recommended value: 4.7K Ω).
TEST FUNCT	ΓΙΟΝ (factory use)	
TST1	Test 1	This input is used for factory testing. This input must be connected to VDD.
TST2	Test 2	This input is used for factory testing. This input must be connected to GND.
TST01 TST02	Test outputs	These two outputs are for factory testing. USERS SHOULD NOT CONNECT THESE PINS.

6.6 Sources of supply.

- 6.6.1 <u>Sources of supply for device classes N, Q, and V</u>. Sources of supply for device classes N, Q, and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DSCC-VA and have agreed to this drawing.
- 6.6.2 <u>Approved sources of supply for device class M.</u> Approved sources of supply for class M are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DSCC-VA.

SIZE A		5962-91697
	REVISION LEVEL B	SHEET 32

STANDARD MICROCIRCUIT DRAWING SOURCE APPROVAL BULLETIN

DATE: 96-09-03

Approved sources of supply for SMD 5962-91697 are listed below for immediate acquisition only and shall be added to MIL-HDBK-103 during the next revision. MIL-HDBK-103 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This bulletin is superseded by the next dated revision of MIL-HDBK-103.

· · · · · · · · · · · · · · · · · · ·	,	
Standard	Vendor	Vendor
microcircuit drawing	CAGE	similar
PIN <u>1</u> /	number	PIN <u>2</u> /
5962-9169701MTA	34649	MT87C51FC
5962-9169701MUA	34649	MR87C51FC
5962-9169701MXA	34649	MD87C51FC
5962-9169701MZA	34649	MZ87C51FC
5962-9169701NNA	18324	87C51FC/CN40A
5962-9169701NYA	18324	87C51FC/CA44A
5962-9169702MTA 5962-9169702MUA 5962-9169702MXA 5962-9169702MZA 5962-9169702NNA 5962-9169702NYA	34649 34649 34649 34649 18324	MT87C51FC-16 MR87C51FC-16 MD87C51FC-16 MZ87C51FC-16 87C51FC-16/CN40A 87C51FC-16/CA44A
5962-9169703NNA	18324	87C51FC/IN40A
5962-9169703NYA	18324	87C51FC/IA44A
5962-9169704NNA	18324	87C51FC-16/IN40A
5962-9169704NYA	18324	87C51FC-16/IA44A

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. The device manufacturers listed herein are authorized to supply alternate lead finishes "A", "B", or "C" at their discretion. Contact the listed approved source of supply for further information.
- 2/ Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE number 34649

Vendor name
and address
Intel Corporation
3065 Bowers Avenue.
Santa Clara Ca 95051
Point of contact: 5000 W. Chandler Blvd.
Chandler AZ 85226

18324

Philips Semiconductor, Incorporated 811 East Arques Avenue Sunnyvale, CA 94086

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.