
	REVISIONS																			
LTR	DESCRIPTION								D/	ATE (Y	'R-MO-[DA)		APPF	ROVE)				
A	Add thr	dev	ice out.	ce types 02 and 03. Editori ut.				ial c	hang	es		95-0	3-29		Thon	nas M.	Hess			
В	Add thr	dev ough	ice out.	type	04.	Eđ	itor	ial (chang	ges				96-0	2-07		Thon	nas M.	Hess	
REV SHEET													-							
REV	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В
SHEET	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34
REV STATU				RE	/ /		В	В	В	В	В	В	В	В	В	В	В	В	В	В
OF SHEETS					EET		1	2	3	4	5	6	7	8	9	10	11	12	13	14
PMIC N/A					PAREC ristopho		auch				DI	EFEN:	SE EL			S SUP		ENTE	R	
STAI MICRO	CIR	CUI	Т		CKED Noh	ВҮ										-	- 			
THIS DRAWII	SE BY	VAILA ALL	BLE		ROVEI nica L. I		g			MICROCIRCUIT, DIGITAL, CMOS, 16-BIT MICROCONTROLLER WITH ON CHIP EPROM, MONOLITHIC SILICON										
DEPA AND AGEI DEPARTMEI		OF THI		DRA	WING		OVAL D 1-18	ATE		SIZE CAGE CODE 5962-90692				 592						
AMSC	N/A			REV	ISION I	LEVEL					1	6	<u>726</u>	8			<u> </u>			
1					В					SHE	EΤ	1	C)F	34					

DESC FORM 193
JUL 94
DISTRIBUTION STATEMENT A. Approved for public release; distribution is unlimited.

5962-E305-96

- 1. SCOPE
- 1.1 Scope. This drawing documents two product assurance class levels consisting of high reliability (device classes Q and M) and space application (device class V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN.
 - 1.2 PIN. The PIN is as shown in the following example:



- 1.2.1 RHA designator. Device classes Q and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. Device class M RHA marked devices meet the MIL-PRF-38535, appendix A specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.
 - 1.2.2 <u>Device type(s)</u>. The device type(s) identify the circuit function as follows:

Device type	Generic number	Circuit function
01	87C196KC	16 MHz CHMOS 16-bit, microcontroller with 16 k bytes of on-chip EPROM and
02	87С196КФ	512 byte register file. 16 MHz CHMOS 16-bit, microcontroller with 32 k bytes of on-chip EPROM and
03	87С196КD	1024 byte register RAM. 20 MHz CHMOS 16-bit microcontroller with 32 k bytes of on-chip EPROM and
04	87C196KC	1024 byte register RAM. 16 MHz CHMOS 16-bit, microcontroller with 16 k bytes of on-chip EPROM and 512 byte register file. 1/

1.2.3 <u>Device class designator</u>. The device class designator is a single letter identifying the product assurance level as follows:

Device class

Device requirements documentation

Vendor self-certification to the requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A

Q or V

Certification and qualification to MIL-PRF-38535

1.2.4 <u>Case outline(s)</u>. The case outline(s) are as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	<u> Terminals</u>	Package style
X	CMGA3-P68	68	Pin grid array <u>2</u> /
Y	See figure 1	68	Ceramic quad flat <u>2</u> /

1.2.5 <u>Lead finish</u>. The lead finish is as specified in MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

1/ Device type 01 and 04 are not 100% interchangeable. Device type 04 is the result of a die mask change, see table I for electrical performance differences.

2/ Lid shall be transparent to permit ultraviolet light erasure.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-90692
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 2

1.3 Absolute maximum ratings. 3/ Storage temperature range		65°C to	+150°C
Voltage on any pin with respect to ground range			c to +7.0 V dc
Power dissipation (PD)			
Lead temperature (soldering, 10 seconds) Thermal resistance, junction-to-case (8 ic):		+265°C	
Case X			STD-1835
Case Y			
sunction temperature (I)			
1.4 Recommended operating conditions.			
Case operating temperature range			
Analog supply voltage. Vacc		+5.0 V d	c ±10%
Oscillator frequency, Foor			
Device 01, 02, 04		3.5 to 7	6 MHZ O MHZ
1.5 Digital logic testing for device classes Q and V.			
Fault coverage measurement of manufacturing logic tests (MIL-STD-883, test method 5012)	. 80 percent		
2. APPLICABLE DOCUMENTS			
2.1 Government specification, standards, and handbooks.	The following or	pacification standards	and handbooks form
a part of this drawing to the extent specified herein. Unl those listed in the issue of the Department of Defense Inde thereto, cited in the solicitation.	ess otherwise spe	ecified, the issues of t	hese documents are
SPECIFICATION			
MILITARY			
MIL-PRF-38535 - Integrated Circuits, Manufacturing	, General Specifi	ication for.	
STANDARDS			
MILITARY			
MIL-STD-883 - Test Methods and Procedures for Micr MIL-STD-973 - Configuration Management. MIL-STD-1835 - Microcircuit Case Outlines.	oelectronics.		
HANDBOOKS			
MILITARY			
MIL-HDBK-103 - List of Standard Microcircuit Drawin MIL-HDBK-780 - Standard Microcircuit Drawings.	gs (SMD's).		
(Unless otherwise indicated, copies of the specification, Standardization Document Order Desk, 700 Robbins Avenue, Bu	standards, and h ilding 4D, Philad	nandbooks are available delphia, PA 19111-5094.)	from the
2.2 Order of precedence. In the event of a conflict bet herein, the text of this drawing takes precedence. Nothing regulations unless a specific exemption has been obtained.			
3/ Stresses above the absolute maximum rating may cause permaximum levels may degrade performance and affect relia		o the device. Extended	operation at the
OTANDADD	SIZE		
STANDARD MICROCIRCUIT DRAWING	Α		5962-90692
DEFENSE ELECTRONICS SUPPLY CENTER		DEVIOION LEVE	OUEET
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 3
		<u></u>	
DESC FORM 193A			

3. REQUIREMENTS

- 3.1 <u>Item requirements</u>. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for device class M shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein.
- 3.2 <u>Design. construction. and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and V or MIL-PRF-38535, appendix A and herein for device class M.
 - 3.2.1 <u>Case outline(s)</u>. The case outline(s) shall be in accordance with 1.2.4 herein and figure 1.
 - 3.2.2 <u>Ierminal connections</u>. The terminal connections shall be as specified on figure 2.
 - 3.2.3 Functional block diagram. The block diagram shall be as specified on figure 3.
 - 3.2.4 EPROM programming waveforms. The EPROM program programming waveforms shall be as specified in figure 5.
 - 3.2.5 Radiation exposure circuit. The radiation exposure circuit shall be as specified when available.
- 3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full case operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are defined in table I.
- 3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked as listed in MIL-HDBK-103. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535. Marking for device class M shall be in accordance with MIL-PRF-38535, appendix A.
- 3.5.1 <u>Certification/compliance mark</u>. The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-PRF-38535. The compliance mark for device class M shall be a "C" as required in MIL-PRF-38535, appendix A.
- 3.6 <u>Certificate of compliance</u>. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6.2 herein). The certificate of compliance submitted to DESC-EC prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and herein or for device class M, the requirements of MIL-PRF-38535, appendix A and herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 or for device class M in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 <u>Notification of change for device class M.</u> For device class M, notification to DESC-EC of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change as defined in MIL-STD-973.
- 3.9 <u>Verification and review for device class M</u>. For device class M, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
- 3.10 <u>Microcircuit group assignment for device class M</u>. Device class M devices covered by this drawing shall be in microcircuit group number 105 (see MIL-PRF-38535, appendix A).
- 3.11 <u>Processing EPROMS</u>. All testing requirements and quality assurance provisions herein shall be satisfied by the manufacturer prior to delivery.
- 3.11.1 <u>Frasure of EPROMS</u>. When specified, devices shall be erased in accordance with the procedures and characteristics specified in 4.5.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-90692
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 4

	TABL	E I. <u>Electrica</u>	l performance c	haracteristi	cs.			
Test	Symbol	-55°C ≤ T	itions C ≤ +125°C	Group A subgroups	Device type	Limits		Unit
		unless otherw	ise specified C ≤ 5.5 V 1/			Min	Мах	
Input low voltage	v _{IL}			1,2,3	ALL	-0.5 <u>2</u> /	0.8	٧
Input high voltage all except RESET, XTALI and EA	v _{IH}					0.2V _{CC} +1.0	v _{cc 2} /	
Input high voltage on XTALI and EA	V _{IH1}					0.7V _{CC}	v _{cc 2} /	
Input high voltage on RESET	V _{I H2}				01-03 04	2.2	V _{CC} 2/	
Output low voltage	v _{OL}	$I_{OL} = 200 \ \mu A$ $I_{OL} = 2.8 \ mA$ $I_{OL} = 7 \ mA$	V _{CC} = 4.5 V V _{IN} = 0.8 V		ALL		0.3 0.45 1.50	
Output low voltage in RESET on P2.5	Vol 1	I _{OL} = +0.4 mA	10				0.8	
Output high voltage (std outputs)	VOH	I _{OH} = 200 µA I _{OH} = -3.2 mA I _{OH} = -7 mA				V _{CC} -0.3 V _{CC} -0.7 V _{CC} -1.5		
Output high voltage (Quasi- bidirectional outputs)	V _{ОН} 1	I _{OH} = -10 μA I _{OH} = -30 μA I _{OH} = -60 μA			ALL	V _{CC} -0.3 V _{CC} -0.7 V _{CC} -1.5		
Output high voltage in RESET on P2.0	V _{OH2} 3/	1 _{OH} = -0.8 mA				2.0		
Input leakage current (std inputs except NMI)	ILI	V _{IN} = 0.0 V		1, 2, 3			-10	μΑ
		v _{IN} = 5.20 v					+10	
Input leakage current (port 0)	ILI1	0 & VIN & VREF					±3	

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-90692
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 5

Test	Symbol	-55°C 4 Tc 4 +125°C	Group A subgroups	Device type	Li	imits	Unit
		unless otherwise specified 4.5 V & V _{CC} & 5.5 V <u>1</u> /			Min	Max	
1 to 0 transition current (QBD pins)	ITL	V _{IN} = 2.0 V	1,2,3	ALL		-650	μΑ
Logical O input current (980 pins)	IIL	V _{IN} = 0.45 V				-70	
Logical 1 input current (NMI)	1 _{1H}	V _{IN} = V _{CC} - 0.3 V				+250	
Active mode current in reset	Icc	YTAI 1 = f	4,5,6	01-02		75	mA
	1.00	XTAL1 = f _{XTAL} V _{CC} = V _{PP} = V _{REF} = 5.5 V	4,3,0	03		93	ties.
				04		75	i
A/D converter reference current	IREF	V _{CC} = V _{PP} = V _{REF} = 5.5 V	1,2,3	All		5	Į
Idle mode current	IIDLE	V _{CC} = V _{PP} = V _{REF} = 5.5 V XTAL1 = 16 MHz V _{CC} = V _{PP} = V _{REF} = 5.5 V	4,5,6	01,02, 04 03		30	I
Powerdown mode current	I _{PD}	XTĂL1 = 20 MHZ VCC = VPP = VREF = 5.5 V		All	<u> </u>	70	μΑ
Reset pull-up resistor 2/	R _{RST}	V _{CC} = 5.5 V, V _{IN} = 4.0 V	1,2,3		6k	65k	Ω
Pin capacitance 2/ (any pin to V _{SS})	cs	See 4.4.1c	4		i i	10	pF
Functional testing		See 4.4.1d	7,8		I		
Address valid to READY set-up	^t AVYV	Capacitive load on all pins = 100 pF, Fosc = 16 MHz rise and fall times	9,10,11	ALL		2t _{0SC} -75	ns
ALE low to READY set-up	t _{LLYV}	rise and fall times = 10 ns See figure 4,	1 1	01-03		t _{OSC} -70	
	LLLAN	Ready and bus timing	1 1	04		tosc-75	
READY hold after CLKOUT low	t _{CLYX}		1	ALL	0	t _{OSC} -30	

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-90692
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 6

Test	Symbol	Conditions -55°C ≤ T _C ≤ +125°C	Group A subgroups	Device type	Lim	its	Unit
		unless otherwise specified 4.5 V ≤ V _{CC} ≤ 5.5 V <u>1</u> /			Min	Max	
Ready hold after ALE low 4/	^t LLYX	Capacitive load on all pins = 100 pF, F _{OSC} = 16 MHz rise and fall times	9,10,11	All	tosc-15	2t _{OSC} -40	ns
Address valid to BUSWIDTH set-up	^t AVGV	= 10 ns See figure 4, Ready and bus timing				2t _{OSC} -75	
ALE low to BUSWIDTH set-up	tLLGV			01-03		tosc-60	
	LEGY	_		04		t _{OSC} -65	
BUSWIDTH hold after CLKOUT	tCLGX			ALL	0		
Address valid to input data valid 5/	[†] AVDV					3t _{OSC} -55	
RD active to input data	torav	'		01-03		tosc-22	I
valid 5/	TRLDV			04		tosc-26	I
CLKOUT low to input data valid	tCLDV			All		t _{OSC} -50	
End of RD to input data	1	1		01-03		tosc	
float	^t RHDZ		•	04		tosc-5	
Data hold after RD inactive	t _{RXDX}			All	0		
Frequency of XTAL1	f _{XTAL}			01,02 04	3.5	16	MHz
Frequency of XTAL1	f _{XTAL}			03	3.5	20	MHZ
1/f _{XTAL}	^t osc			01,02 04	62.5	286	ns
1/f _{XTAL}	tosc			03	50	286	I
XTAL1 high to CLKOUT high or low	txHCH			All	10	110	
CLKOUT cycle time 2/	tCLCL				2t _{OSC}	2t _{OSC}	1

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-90692
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 7

Test	Symbol	-55°C & Tr & +125°C	Group A subgroups	Device type			Unit
		unless otherwise specified 4.5 V & V _{CC} & 5.5 V 1/			Hin	Max	i
CLKOUT high period set-up	tCHCL	Capacitive load on all pins = 100 pF, Fosc = 16 MHz rise and fall times	9,10,11	Ali	tosc-10	t _{OSC} +20	ns
CLKOUT falling edge to ALE rising	^t CLLH	= 10 ns See figure 4, Ready and bus timing			-5	15	I
ALE falling edge to CLKOUT	tLLCH	1		01-03	20	+15	ı
rising		_	-	04	-29	+15	
ALE cycle time 2/5/	^t LHLH			All	4tosc	4tosc	
ALE high period	<u></u>	•	1	01-03	tosc-10	tosc+10	
ALE III ye rou	t _{LHLL}	,	1	04	t _{osc} -10	tosc+15	
Address set-up to ALE falling edge	tAVLL	!		ALL	t _{OSC} -15		
Address hold after ALE	•	1		01-03	t _{osc} -40		
falling edge	tLLAX	1	1	04	tosc-49		
ALE falling edge to RD falling edge	tLLRL			01-03	tosc-36		
RD low to CLKOUT falling edge	t _{RLCL}			All	0	30	
RD low period 5/	tRLRH				t _{OSC} -5		
RD rising edge to ALE rising edge 6/	^t RHLH				tosc	t _{OSC} +25	
RD low to address float	t _{RLAZ}		1	01		10	
	1		1	02,03		30	
	<u> </u>		1	04		15	
ALE falling edge to WR falling edge	tLLWL		1	ALL	t _{OSC} -10		

STANDARD
MICROCIRCUIT DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE
A

REVISION LEVEL

5962-90692SHEET

8

Test		Group A subgroups	Device type	Limits		Unit	
	:	unless otherwise specified 4.5 V ≤ V _{CC} ≤ 5.5 V <u>1</u> /			Min	Max	
CLKOUT low to WR falling edge	tCLWL	Capacitive load on all pins = 100 pF, F _{OSC} = 16 MHz rise and fall times	9,10,11	Att	0	25	ns
Data stable to WR rising edge	[†] QVWH	= 10 ns See figure 4, Ready and bus timing			t _{OSC} -23		
CLKOUT high to WR rising edge	tCHWH				-10	15	
WR low period 5/	tw.w.				t _{OSC} -30		
Data hold after WR rising		•		01-03	tosc-25		
edge	^t wHQX			04	tosc-30		
WR rising edge to ALE rising edge 6/	^t whLH			ALL	t _{OSC} -10	tosc+15	
BKE, INST after WR rising edge	[†] WHBX		:		t _{OSC} -10		
AD8-15 hold after WR rising	^t iiHAX				tosc-50		
BHE, INST after RD rising edge	^t RHBX				t _{OSC} -10		
AD8-15 hold after RD rising	t _{RHAX}				t _{OSC} -25		
HOLD set-up <u>8</u> /	tHVCH	See figure 4, HOLD/HLDA timings			55		
CLKOUT low to HLDA low	^t CLHAL			:	-15	15	
CLKOUT low to BREQ low 2/	tCLBRL	•			-15	15	

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-90692
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 9

Test	- Years	Group A subgroups	Device type	Limits		Unit	
		unless otherwise specified 4.5 V \leq V _{CC} \leq 5.5 V 1/			Min	Max	
HLDA low to address float	^t HALAZ	See figure 4, HOLD/HLDA timings	9,10,11	ALL		10	
HLDA low to BHE, INST, RD,	t _{HALBZ}			01-03		10	
WR weakly driven	IIALUL			04		15	
CLKOUT low to HLDA high	^t CLHAH			ALL	- 15	15	
ELKOUT low to BREQ high 2/	^t CLBRH				-15	15	
ILDA high to address no				01=03	-10		
longer float	THAHAX		,	04	-15		
HLDA high to BHE, INST, RD, WR valid	^t HAHBV		,	ALL	-10		
CLKOUT low to ALE high	^t CLLH				-5	15	
Oscillator frequency	1/t _{XLXL}	See figure 4,	9, 10, 11	01,02	3.5	16	MHZ
obstitutor irequency	17 CXLXL	External clock drive timings		04	3.5	20	MIZ
Oscillator period	t _{XLXL}			01,02 04	62.5	286	ns
	ALAL			03	50	286	"
ligh time	t _{XHXX}			01,02 04	22		
	Allaa			03	17		
LOW time	† _{XLXX}			01,02 04	22		
				03	17		
tise time <u>2</u> /	^t xLXH			ALL		10	
fall time 2/	t _{XHXL}					10	

STANDARD
MICROCIRCUIT DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE
A

5962-90692

REVISION LEVEL
SHEET
10

Test	Symbol	Conditions -55°C ≤ T _C ≤ +125°C	Group A subgroups	Device type	Lim	nits	Unit
		unless otherwise specified 4.5 V ≤ V _{CC} ≤ 5.5 V 1/	States out	1720	Min	Max	
Serial port clock period (BRR≥8002H)	tXLXL	See figure 4, 2/ Serial port waveform shift register mode timings	9,10,11	All	6t _{OSC}		ns
Serial port clock falling edge to rising edge (BBR ₂ 8002H)	^t XLXH				4t _{OSC} ±50		
Serial port clock period (BBR≥8001H)	t _{XLXL}				^{4t} osc		
Serial port clock falling edge to rising (BRR=8001H)	^t XLXH				2t _{OSC} ±50		
Output data set-up to clock rising edge	^t QVXH				2t _{OSC} -50		
Output data hold after clock rising edge	[‡] XHQX				2t _{0SC} -50		
Next output data valid after clock rising edge	^t XHQV					2t _{0SC} +50	
Input data set-up to clock rising edge	t _{DVXH}				t _{OSC} +50		
Input data hold after clock rising edge	[†] XHDX				0		
Last clock rising to output float	tXHQZ					1t _{OSC}	
Resolution		10-bit A/D converter characteristics	4, 5, 6	All	1024	1024 10	levels bits
Absolute error					0	±8	i,SBs
Full scale error					0	±3	

STANDARD
MICROCIRCUIT DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE
A

5962-90692

REVISION LEVEL
SHEET
11

Test Symi	Symbol	Conditions -55°C ≤ T _C ≤ +125°C	Group A subgroups	Device type	Limits		Unit
		unless otherwise specified 4.5 V & V _{CC} & 5.5 V 1/			Min	Max	
Zero offset error		10-bit A/D converter characteristics	4, 5, 6	ALL	0	±3	L SB s
Nonlinearity					0	±8	
Differential monlinearity error				:	>-1	+2	
Channel to channel matching					0	+1	
Repeatability		10-bit converter 9/ characteristics				±0.25	
Temperature coefficients: offset, full scale, differential nonlinearity						0.009	LSB/*
Off isolation		DC to 100 KHz Device 01, 04 only			-60		dB
Feedthrough						-60	
V _{CC} power supply rejection						-60	
Input resistance		-		:	750	1.2 k	Ω
DC input leakage					0	3.0	μΑ
Sample time: prescaler on prescaler off					16 8		state

STANDARD
MICROCIRCUIT DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE A		5962-90692
	REVISION LEVEL	SHEET 12

	ABLE 1.	Electrical performance charact	eristics - c	ontinuea	· 		
Test	Symbol		Group A subgroups	Device type	Lim	mits	បnit
		unless otherwise specified 4.5 V ≤ V _{CC} ≤ 5.5 V 1/			Min	Max	
Input capacitance		10-bit converter 2/ characteristics	4, 5, 6	Att		3.0	pH
Resolution		8-bit A/D converter 9/ characteristics			256 8	256 8	Levels bits
Absolute error					0	±2	LSBs
Full scale error					0	±1	
Zero offset error					0	±2	
Nonlinearity					0	±2	
Differential nonlinearity error					>-1	+1	
Channel to channel matching		1			0	+1	
Repeatability						±0.25	
Temperature coefficients: offset, full scale, differential nonlinearity						0.003	LSB/*C

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-90692
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 13

TABLE I. <u>Electrical performance characteristics</u> - Continued.

1/ The following pins are active low: AVD of ALE/AVD, BHE/WRH, EA, RD, RESET, WR/WRL. QBD (Quasi-bidirectional) pins include Port 1, P2.6, and P2.7. Standard outputs include ADO-15, RD.WR, ALE, BHE, INST, HSO pins, PHM/P2.5, CLKOUT, RESET, Ports 3 and 4, TXD/P2.0 and RXD (in serial mode 0). The V_{OH} specification is not valid for RESET. Ports 3 and 4 are open drain outputs. Standard inputs include HSI pins, EA, READY, BUSMIDTH, NMI, RXD/P2.1, EXTINT/P2.2, T2CLK/P2.3, and T2RST/P2.4. Testing performed at 3.5 MHz. However, the device is static by design and will typically operate below 1 Hz. Maximum current per bus pin (data and control) during normal operation is ±3.2 mA. Maximum current per pin must be externally limited to the following values if V_{OL} is held above 0.45 V or V_{OH} is held below V_{CC} -0.7 V:

 I_{OL} on output pins: 10 mA I_{OH} on quasi-bidirectional pins: self limiting I_{OH} on standard output pins: 10 mA

.

During normal (nontransient) conditions the follow total current limits apply:

Port 1, P2.6	I _{OL} : 29 mA	I _{OH} is self limiting
HSO, P2.0, R <u>XD, RES</u> ET	I _{OL} : 29 mA	I _{OH} : 26 mA
P2.5, P2.7, WR, BHE	I _{OL} : 13 mA	IOH: 11 mA
<u>AD</u> 0-AD15	I _{OL} : 52 mA	I _{OH} : 52 mA
RD, ALE, INST-CLKOUT	I _{OL} : 13 mA	I _{OH} : 13 mA

Unless otherwise specified, all test conditions shall be worst conditions.

 Test initially and at process and design changes. Thereafter guaranteed. If not tested to the limits specified in table 1.

Violating these specifications in RESET may cause the part to enter test modes.

If maximum is exceeded, additional wait states will occur.

If wait states are used, add 2 TOSC*N, where N = number of wait states.


Assuming back-to-back bus cycles.

8-bit bus only.

To guarantee recognition at next clock.
An LSB is rated as approximately 20 mV.

STANDARD
MICROCIRCUIT DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE A		5962-90692
	REVISION LEVEL	SHEET 14



Case Y

Symbol	Inc	hes	Milli	meters
	Minimum	Maximum	Minimum	Maximum
A	0.80	0.106	2.03	2.69
8	0.016	0.020	0.41	0.51
В1	0.040	0.060	1.02	1.52
B2	0.030	0.040	0.76	1.02
83	0.005	0.020	0.13	0.51
С	0.008	0.012	0.20	0.31
D	1.640	1.870	41.66	47.50
D1	0.935	0.424	23.75	24.64
D2	0.800 BSC		20.32 BSC	
e1	0.050	BSC	1.27	BSC
L	0.375	0.450	9.52	11.43
L1	0.040	0.060	1.02	1.52
N	6	8	6	3
S	0.066	0.087	1.68	2.21
\$1	0.050		1.27	


FIGURE 1. <u>Case outline</u> - Continued.


STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-90692
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 16

	Case outline X				
Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol
A02	ACH5/P0.5	C11	HS0.1	110	WR/WRL
A03	ANGND	D01	ACH1/P0.1	111	BHE/WRH
A04	VSS	D02	ACH3/P0.3	J01	RD
A05	RESET	D10	P1.5	J02	AD1/P3.1
A06	TXD/P2.0	D11	P1.6	J03	AD3/P3.3
A07	P1.1	E01	IMMI	J04	AD5/P3.5
80A	P1.3	E02	EA	J05	AD7/P3.7
A09	HSI.O	E10	P1.7	106	AD9/P4.1
A10	HSO.4/HSI.2	E11	T2UP-DN/P2.6	J07	AD11/P4.3
B01	ACH7/P0.7	F01	v _{cc}	J08	AD13/P4.5
B02	ACH6/P0.6	F02	v _{ss}	109	AD15/P4.7
803	ACH4/P0.4	F10	HS0.2	J10	TERST/PE.4/AIN
в04	V _{REF}	F11	HS0.3	J11	READY
805	EXTINT/P2.2	G01	XTAL1	к02	AD0/P3.0
B06	RXD/P2.1	G02	XTAL2	к03	AD2/P3.2
807	P1.0	G10	v _{SS}	K04	AD4/P3.4
B08	P1.2	G11	V _{PP}	K05	AD6/P3.6
B0 9	P1.4	но1	CLKOUT	K06	AD8/P4.0
B10	HSI.1	н02	BUSWIDTH	K07	AD10/P4.2
B11	HSO.5/HSI.3	н10	T2CAPTURE/P2.7/PACT	K08	AD12/P4.4
C01	ACH2/P0.2	H11	PWM/P2.5	K09	AD14/P4.6
C02	ACH0/P0.0	101	INST	K10	T2CLK/P2.3
C10	HS0.0	102	ALE/ADV		


FIGURE 2. <u>Ierminal connections</u>.


STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-90692
		REVISION LEVEL	SHEET 17





STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-90692
		REVISION LEVEL	SHEET 20









FIGURE 4. Test circuit and switching waveforms - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-90692
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 22



External clock driven waveforms





FIGURE 4. Test circuit and switching waveforms - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-90692
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 23

Serial port waveform - shift register mode




A.C. testing input, output waveform

FIGURE 4. <u>Test circuit and switching waveforms</u> - Continued.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-90692
		REVISION LEVEL	SHEET 24

Slave program mode in word dump with auto increment RESET **ADDR** ADDR+2 **PORTS** ADDR/COMMAND VER BITS/WD DUMF VER BITS/WD DUMP 3/4 ^tSHLL ^tPLDV → t_{PHDX} tpHDX •^tPLDV PALE PROG t ILPL † AINC Slave programming mode data program mode with single program pulse RESET ^tAVLL **PORTS** ADDR/COMMAND DATA ADDR/CDMMAND 3/4 ^tSHLL ^tDVPL ^tPLDX PALE - t_{LLLH} 🖚 ^tLHPL ^tPHLL PROG **PVER ⊢**t_{PHVL}⊣ FIGURE 5. EPROM programming configuration waveforms.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-90692
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 25






FIGURE 5. EPROM programming configuration waveforms - Continued.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-90692
		REVISION LEVEL	SHEET 26

- 3.11.2 <u>Programmability of EPROMS</u>. When specified, devices shall be programmed to the specified pattern using the procedures and characteristics specified in 4.6 and table III.
- 3.12.3 <u>Verification of erasure programmability of EPROMS</u>. When specified, devices shall be verified as either programmed to the specification pattern or erased. As a minimum, verification shall consist of performing a functional test (subgroup 7) to verify that all bits are in the proper state. Any bit that does not verify to be in the proper state shall constitute a device failure, and shall be removed from the lot.

4. QUALITY ASSURANCE PROVISIONS

- 4.1 <u>Sampling and inspection</u>. For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. For device class M, sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.
- 4.2 <u>Screening</u>. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection.

4.2.1 Additional criteria for device class M.

- a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition C or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
 - (2) $T_A = +125$ °C, minimum.
- b. Interim and final electrical test parameters shall be as specified in table II herein.
- c. A data retention stress test shall be included as part of the screening procedure and shall consist of the following steps:

Margin test method A.

- (1) Program greater than 95 percent of the bit locations, including the slowest programming cell (see 3.11.2). The remaining cells shall provide a worst case speed pattern.
- (2) Bake, unbiased, for 72 hours at +140°C to screen for data retention lifetime.
- (3) Perform a margin test using V_M = +5.9 V at +25°C using loose timing (i.e., T_{ACC} > 1 μ s).
- (4) Perform dynamic burn-in (see 4.2.1a).
- (5) Margin at $V_M = 5.9 V$.
- (6) Perform electrical tests (see 4.2).
- (7) Erase (see 3.11.1), except devices submitted for groups A, B, C and D testing.
- (8) Verify erasure (see 3.11.3).

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-90692
		REVISION LEVEL	SHEET 27

Margin test method B.

- (1) Program at +25°C, 100 percent of the bits.
- (2) Bake, unbiased, for 24 hours at +250°C.
- (3) Perform margin test at $V_M = 5.9 \text{ V}$.
- (4) Erase (see 3.11.1).
- (5) Perform interim electrical tests in accordance with table II.
- (6) Program 100 percent of the bits and verify (see 3.11.3).
- (7) Perform burn-in (see 4.2.1a).
- (8) One-hundred percent test at +25°C (group A, subgroups 1 and 7). $V_{\rm H}$ = 5.9 V with loose timing, apply PDA.
- (9) Perform remaining final electrical subgroups and group A testing.
- (10) Erase, devices may be submitted for groups B, C, and D at this time.
- (11) Verify erasure (see 3.11.3). Steps 1 through 4 are performed at wafer level.

4.2.2 Additional criteria for device classes Q and V.

- a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015 of MIL-STD-883.
- b. Interim and final electrical test parameters shall be as specified in table II herein.
- c. Additional screening for device class V beyond the requirements of device class Q shall be as specified in MIL-PRF-38535, appendix B.
- 4.3 <u>Qualification inspection for device classes Q and V</u>. Qualification inspection for device classes Q and V shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).
- 4.4 <u>Conformance inspection</u>. Technology conformance inspection for classes Q and V shall be in accordance with MIL-PRF-38535 including groups A, B, C, D, and E inspections and as specified herein except where option 2 of MIL-PRF-38535 permits alternate in-line control testing. Quality conformance inspection for device class M shall be in accordance with MIL-PRF-38535, appendix A and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

4.4.1 Group A inspection.

- a. Tests shall be as specified in table II herein.
- b. For device class M, subgroups 7 and 8 tests shall consist of verifying the EPROM pattern specified and the instruction set. The instruction set forms a part of the vendors test tape and shall be maintained and available from the approved source of supply. For device classes Q and V, subgroups 7 and 8 shall include verifying the functionality of the device; these tests shall have been fault graded in accordance with MIL-STD-883, test method 5012 (see 1.5 herein).
- c. Subgroup 4 (C_S and C_{IN} measurement) shall be measured only for the initial test and after process or design changes which may affect capacitance. A minimum sample size of 5 devices with zero rejects shall be required.
- d. All devices selected for testing shall have the EPRON programmed with a checkerboard pattern or equivalent. After completion of all testing, the devices shall be erased an verified (except devices submitted for groups C and D testing).

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-90692
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 28

4.4.2 Group C inspection. The group C inspection end-point electrical parameters shall be as specified in table II herein.

TABLE II. <u>Electrical test requirements</u>.

Subgroups (in accordance with MIL-STD-883, TM 5005, table I)	Subgroups (in accordance MIL-I-38535, tab	dance with	
Device class M	Device class Q	Device class V	
		1, 7	
1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11 <u>1</u> /	1, 2, 3, 4, 5, 6 7, 8, 9, 10, <u>1</u> /	1, 2, 3, 4, 5, 6, 7, <u>2</u> / 8, 9, 10, 11	
1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11	1, 2, 3, 4, 5, 6 7, 8, 9, 10, 11	1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11	
2, 8a, 10	2, 8a, 10	2, 5, 7, 8, 10	
2, 8a, 10	2, 8a, 10	2, 5, 7,8, 10	
2, 8a, 10	2, 8a, 10	2, 5, 8, 10	
	(in accordance with MIL-STD-883, TM 5005, table I) Device class M 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11 1/ 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11 2, 8a, 10 2, 8a, 10	(in accordance with MIL-STD-883, TM 5005, table I) Device class M 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11 1/ 11 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11 2, 8a, 10 (in accordance MIL-I-38535, tab MIL-I-	

^{1/} PDA applies to subgroup 1. (I_CC only) 2/ PDA applies to subgroups 1 and 7.

- 4.4.2.1 Additional criteria for device class M. Steady-state life test conditions, method 1005 of MIL-STD-883:
 - a. Test condition C or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.
 - b. $T_A = +125$ °C, minimum.
 - c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.
- 4.4.2.2 Additional criteria for device classes Q and Y. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.
- 4.4.3 <u>Group D inspection</u>. The group D inspection end-point electrical parameters shall be as specified in table II herein.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-90692
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 29

- 4.4.4 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein).
 - a. End-point electrical parameters shall be as specified in table II herein.
 - b. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RHA level being tested. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535, appendix A for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at T_A = +25°C ±5°C, after exposure, to the subgroups specified in table II herein.
 - c. When specified in the purchase order or contract, a copy of the RHA delta limits shall be supplied.
- 4.5 <u>Frasing procedure</u>. The recommended erasure procedure is exposure to ultraviolet light (at 2537 Angstroms) to an integrated dose of at least 15 W-s/cm². Exposing the EPRON to an ultraviolet lamp of 12,000 W/cm² rating for 20 to 30 minutes, at a distance of about 1 inch, should be sufficient.
- 4.6 <u>Programming procedures</u>. The programming characteristics in table III and the following procedures shall be used for programming the device.
 - a. Connect the device in the electrical configuration (see figure 5) for programming. The waveforms of figure 5
 and programming characteristics of table III shall apply.
 - b. Initially and after each erasure, all bits are in the high "H" state. Information is introduced by selectively programming "L" into the desired bit locations. A programmed "L" can be changed to and "H" by ultraviolet light erasure (see 4.5).

STANDARD
MICROCIRCUIT DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE **5962-90692**REVISION LEVEL SHEET **30**

TABLE	111.	Programming	characteristics
-------	------	-------------	-----------------

Test	Symbol	Conditions $-55^{\circ}C \le T_{C} \le +125^{\circ}C$	Group A subgroups	Device type	Limits		Unit
		$-55^{\circ}C \le T_{C} \le +125^{\circ}C$ unless otherwise specified $4.5 \text{ V} \le \text{V}_{CC} \le 5.5 \text{ V}$	less otherwise specified 4.5 V ≤ V _{CC} ≤ 5.5 V		Min	Nax	
Reset high to first PALE	^t shll	EPROM programming and verification characteristics Load capacity = 150 pF		All	1100 ^t osc		ns
PALE pulse width	tLLLH	V _{CC} , V _{REF} = 5 V V _{SS} , ANGND = 0 V V _{PP} = 12.5 V ± 0.25 V T _{PP} = 12.5 V ± 0.25 V		All	50 ^t osc		ns
Address setup time	^t AVLL	T _A = +25°C ± 5°C See figure 5 1/		All	0		ns
Address hold time	tLLAX			All	100 tosc		ns
PROG low to word dump valid	^t PLDV			All		50 ^t osc	ns
Word dump data hold	^t PHDX			All		50 ^t osc	ns
Data setup time	^t DVPL			All	0		ns
Data hold time	^t PLDX			All	400 tosc		ns
PROG pulse width 2/	t _{PLPH}			All	50 tosc		ns
PROG high to next PALE low	t _{PHLL}			Att	220 tosc		ns
PALE high to PROG low	tLHPL			All	220 ^t osc		ns
PROG high to next PROG low	^t PHPL			All	220 tosc		ns
PROG high to AINC low	^t PHIL	T		ALL	0		ns

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-90692
		REVISION LEVEL	SHEET 31

TABLE III. Programming characteristics

Test Symbol	Symbol	-55°C ≤ To ≤ +125°C subgroups	Device type	L'	Limits		
		unless otherwise specified 4.5 V ≤ V _{CC} ≤ 5.5 V			Min	Min Max	
AINC pulse width	tILIH	EPROM programming and verification characteristics Load capacity = 150 pF		ALL	240 tosc		ns
PVER hold after AINC low	tILVH	V _{CC} , V _{REF} = 5 V V _{SS} , ANGND = 0 V V _{PP} = 12.5 V ± 0.25 V EA = 12.5 V ± 0.25 V		ALL	50 tosc		ns
AINC low to PROG low	† _{ILPL}	T _A = +25°C ± 5°C See figure 5 <u>1</u> /		All	170 tosc		ns
PROG high to PVER low	^t PHVL			ALL		220 tosc	ns
VPP supply current when	1 _{PP}			ALL		100	mA

^{1/} AINC = Auto increment

5. PACKAGING

5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

6. NOTES

- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
 - 6.1.2 <u>Substitutability</u>. Device class Q devices will replace device class M devices.
- 6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-973 using DD Form 1692, Engineering Change Proposal.
- 6.3 Record of users. Military and industrial users should inform Defense Electronics Supply Center when a system application requires configuration control and which SMD's are applicable to that system. DESC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DESC-EC, telephone (513) 296-6047.
- 6.4 <u>Comments</u>. Comments on this drawing should be directed to DESC-EC, Dayton, Ohio 45444-5270, or telephone (513) 296-5377.
- 6.5 Abbreviations, symbols, and definitions. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and MIL-HDBK-1331 and as follows:

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-90692
		REVISION LEVEL	SHEET 32

This specification is for Word Dump Mode. For programming pulses, use 300 T_{OSC} + 100 μ s. Tested initially and at process and design changes. Thereafter guaranteed, if not tested, to the limits specified in table III.

Pin symbol Description ACH1 thru ACH7 Analog channel ADO thru AD15 Address/data pins ALE/ADV Address latch enable or address valid output, as selected by CCR. Both pin options provide a signal to demultiplex the address from the address/data bus. When the pin is ADV it goes inactive high at the end of the bus cycle. ALE/ADV is activated only during external memory ANGND References ground for the A/D converter. Must be held at nominally the same potential as BHE/WRH Bus high enable or write high output to external memory, as selected by the CCR. BHE = 0 selects the bank of memory that is connected to the high byte of the data bus. A0 = 0 selects the bank of memory that is connected to the low byte of the data bus. Thus accesses to a 16-bit wide memory can be to the low byte only (A0 =0, BHE = 1), to the high byte only (A0 = 1, BHE = 0), or both bytes (A0 = 0, BHE = 0). If the WRH function is selected, the pin will go low if the bus cycle is writing to an odd memory location. BHE/WRH is valid only during 16-bit external memory write cycles. RRFO Bus request output activatied when the bus controller has a pending external memory cycle. Input for buswidth selection. If CCR bit 1 is a one, this pin selects the bus width for the BUSWIDTH bus cycle in progress. If BUSWIDTH is a 1 an 16-bit cycle occurs. If BUSWIDTH is a 0 an 8bit cycle occurs. If CCR bit 1 is a 0, the bus is always an 8-bit bus. CLKOUT Output of the internal clock generator. The frequency of CLKOUT is 1/2 the oscillator frequency. For device type 02, CLKOUT may be disabled. ĒĀ Input for memory select (External access). EA equal to a TTL-high causes memory accesses to locations 2000H through 5FFFH to be directed to on-chip EPROM. EA equal to a TTL-low causes accesses to those locations to be directed to off-chip memory. EXTINT External interrupt. HLDA Bus-hold acknowledge output indicating release of the bus. HOLD Bus-hold input requesting control of the bus. HSI.O through HSI.3 Inputs to high speed input unit. HSI.2 and HSI.3 are shared with the HSO unit. HSI.O through HSI.5 Outputs from high speed input unit. HSI.4 and HSI.5 are shared with the HSI unit. INST Output high during an external memory read indicates the read is an instruction fetch. INST is valid throughout the bus cycle. INST is activated only during external memory accesses and output low for a data fetch. NMI A positive transition causes a vector through 203EH. PACT Programming active. Used in the auto programming mode to indicate when programming activity is complete. Port 0 8-bit high impedance input-only port. These pins can be used as digital inputs and/or as analog inputs to the on-chip A/D converter. Port 1 8-bit quasi-bidirectional I/O port

STANDARD
MICROCIRCUIT DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE A		5962-90692
	REVISION LEVEL	SHEET 33

Pin symbol Description - Continued. Port 2 8-bit multi-functional port. All of its pins are shared with other functions in device 01. Ports 3 and 4 8-bit bidirectional I/O ports with open drain outputs. These pins are shared with the multiplexed address/data bus which has strong internal pull-ups. PWMO through PWM2 Pulse width modulator. RD Read signal output to external memory. RD is activated only during external memory reads. READY Ready input to lengthen external memory cycles, for interfacing to slow or dynamic memory, or for bus sharing. When the external memory is not being used, READY has no effect. RESET Reset input to the chip. RXD Serial port receive. TXD Serial port transmit. **T2CAPTURE** Timer 2 capture enable. T2CLK Timer 2 clock source. **T2RST** Timer 2 reset source. T2UP-DN Timer 2 count up or down. Main supply voltage (5.0). V_{CC} V_{PP} Timing pin for the return from powerdown circuit. Connect this pin with a $1\,\mu$ F capacitor to V_{SS} and a 1 M Ohm resistor to V_{CC} . If this function is not used V_{pp} may be tied to V_{CC} . This pin is the programmming voltage on the EPROM device. Reference voltage for the A/D converter (5.0). V_{REF} is also the supply voltage to the analog portion of the A/D converter and the logic used to read Port O. Must be connected for A/D VREF and Port 0 to function. V_{SS} Digital circuit ground (0.0 V). There are three V_{SS} pins, all of which must be connected. WR/WRL Write and write low ouput to external memory, as selected by the CCR. WR will go low for every external write, while WRL will go low only for external writes where an even byte is being written. WR/WRL is activated only during external memory writes. XTAL1 Input of the oscillator inverter and of the internal clock generator.

6.6 Sources of supply.

XTAL2

6.6.1 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DESC-EC and have agreed to this drawing.

Output of the oscillator inverter.

6.6.2 <u>Approved sources of supply for device class M</u>. Approved sources of supply for class M are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DESC-EC.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-90692
		REVISION LEVEL	SHEET 34