
									EVISI	ONS	·				-					
LTR	<u> </u>				D	ESCR	IPTIO	•					DA	TE (Y	R-MO-E)A)		APPF	OVED)
Α	Cha	nges	in	acco					962-	R031	-93.		92-11-24			M. A. Frye				
В					accordance with NOR 5962-R								95-12-15					Fry		
C	 				ake changes to case outl									6-06					Fry	
	Upd	ate		erpl	plate. Editorial change							···								
REV	С	С	С	С	С	С	С									Ι	1	Γ		
SHEET	35	36	37	38	39	40	41													
REV	С	С	С	С	С	С	С	С	С	С	С	С	С	С	С	С	С	С	С	С
SHEET	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34
REV STATU				RE	V		С	С	O	С	С	С	C	U	С	С	С	С	С	С
				SHI	EET		1	2	3	4	5	6	7	8	9	10	11	12	13	14
PMIC N/A		· · · · · · · · · · · · · · · · · · ·		PRE	PAREI F		Pithadi	a			DI	EFENS				S SUP O 454		ENTE	R	
STAI MICRO	CIR	CUI	Т	CHE	CKED		n S. Ric	æ			<u></u>		~~~				-	 	· · · · · · · · · · · · · · · · · · ·	
THIS DRAWII FOR U	SE BY	VAILA ALL	BLE	APP	ROVE		A. Fry	/e			ROCI AM, M						L, CN	IOS 1	MEG	X 4
DEPA AND AGEI DEPARTMEI		OF TH		DRA	WING		OVAL [3-04	ATE		SIZE			E COD		<u> </u>	50	162	-908	847	
AMSC	N/A			REV	ISION	LEVEL					4	6	<u>726</u>	8						
					С				SHE	ET	1		OF	4	1					

DESC FORM 193
JUL 94
<u>DISTRIBUTION STATEMENT A</u>. Approved for public release; distribution is unlimited.

5962-E397-96

1. SCOPE

- 1.1 <u>Scope</u>. This drawing documents two product assurance class levels consisting of high reliability (device classes Q and M) and space application (device class V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN.
 - 1.2 PIN. The PIN is as shown in the following example:



- 1.2.1 <u>RHA designator</u>. Device classes Q and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. Device class M RHA marked devices meet the MIL-PRF-38535, appendix A specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.
 - 1.2.2 <u>Device type(s)</u>. The device type(s) identify the circuit function as follows:

Device type	Generic number 1/	<u>Circuit function</u>	Access time
01		1 M x 4, DYNAMIC RAM	120 ns
02		1 M x 4, DYNAMIC RAM	100 ns
03		1 M x 4, DYNAMIC RAM	80 ns

1.2.3 <u>Device class designator</u>. The device class designator is a single letter identifying the product assurance level as follows:

Device class

Device requirements documentation

M

Vendor self-certification to the requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A

Q or V

Certification and qualification to MIL-PRF-38535

1.2.4 <u>Case outline(s)</u>. The case outline(s) are as designated in MIL-STD-1835 and as follows:

Outline letter	<u>Descriptive designator</u>	<u>Terminals</u>	Package style
R	GD1P1-T20 or CD1P2-T20	20	dual-in-line
X	See figure 1	20	flat pack
Y	See figure 1	26/20	leadless ceramic chip carrier
Z	See figure 1	26/20	J-leaded chip carrier
U	See figure 1	20	dual-in-line
T	See figure 1	26/20	leadless ceramic chip carrier
M	See figure 1	20	flat pack
N	See figure 1	20	zig-zag in-line

1.2.5 <u>Lead finish</u>. The lead finish is as specified in MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

1/ Generic numbers are listed on the Standard Microcircuit Drawing Source Approval Bulletin at the end of this document and will also be listed in MIL-HDBK-103.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-90847
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL C	SHEET 2

1.3 Absolute maximum ratings. 2/			
Voltage range on any pin Voltage range on V_{CC} Short circuit output current	1 V dc to 7 \ 50 mA 1 W 65°C to +150°	⁷ dc	
Case outline R · · · · · · · · · · · · · · · · · ·	See MIL-STD-18 20°C/W <u>3</u> / +175°C	335	*
1.4 <u>Recommended operating conditions</u> .			
Supply voltage range (V_{CC}) $\frac{5}{2}/$ High-level input voltage (V_{IH}) Low-level input voltage (V_{IL}) $\underline{6}/$ Case operating temperature range (T_{C})	- +4.5 V dc to + 2.4 V dc minin 1.0 V dc mini 55°C to +125°	5.5 V dc num to 6.5 V dc maximum mum to 0.8 V dc maximum C	
1.5 <u>Digital logic testing for device classes Q and V</u>			
Fault coverage measurement of manufacturing logic tests (MIL-STD-883, test method 5012)	<u>7</u> / percent		
2. APPLICABLE DOCUMENTS			
2.1 <u>Government specification, standards, and handbool</u> a part of this drawing to the extent specified herein. those listed in the issue of the Department of Defense thereto, cited in the solicitation.	Unless otherwise sp	ecified, the issues of the	ese documents are
SPECIFICATION			
MILITARY			
MIL-PRF-38535 - Integrated Circuits, Manufactu	ing, General Specif	ication for.	
STANDARDS			
MILITARY			
MIL-STD-883 - Test Methods and Procedures for MIL-STD-973 - Configuration Management. MIL-STD-1835 - Microcircuit Case Outlines.	licroelectronics.		
HANDBOOKS			
MILITARY			
MIL-HDBK-103 - List of Standard Microcircuit Dr. MIL-HDBK-780 - Standard Microcircuit Drawings.	awings (SMD's).		
(Unless otherwise indicated, copies of the specificat Standardization Document Order Desk, 700 Robbins Avenue			rom the
2/ Stresses above the absolute maximum rating may cause maximum levels may degrade performance and affect r. 3/ When the thermal resistance for this case is specifindicated herein. 4/ Maximum junction temperature shall not be exceeded conditions in accordance with method 5004 of Mil-ST Ali voltage values in this drawing are with respect The algebraic convention, where the more negative (this drawing for logic voltage levels only. 7/ When a QML source exists, a value shall be provided	eliability. led in MIL-STD-1835, except for allowable 0-883. to V _{SS} . less positive) limit	that value shall superse short duration burn-in s	de the value
STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-90847
DEFENSE ELECTRONICS SUPPLY CENTER		REVISION LEVEL	SHEET

2.2 <u>Non-Government publications</u>. The following documents form a part of this document to the extent specified herein. Unless otherwise specified, the issues of the documents which are DoD adopted are those listed in the issue of the DODISS cited in the solicitation. Unless otherwise specified, the issues of documents not listed in the 90DISS are the issues of the documents cited in the solicitation.

ELECTRONICS INDUSTRIES ASSOCIATION (EIA)

JEDEC Standard No. 17 - A Standardized Test Procedure for the characterization of LATCH-UP in CMOS Integrated Circuits.

(Applications for copies should be addressed to the Electronics Industries Association, 2500 Wilson Blvd., Arlington, VA 22201.)

AMERICAN SOCIETY FOR TESTING AND MATERIALS (ASTM)

ASTM Standard F1192-88 - Standard Guide for the Measurement of Single Event Phenomena from Heavy Ion Irradiation of Semiconductor Devices.

(Applications for copies of ASTM publications should be addressed to the American Society for Testing and Materials, 1916 Race Street, Philadelphia, Pennsylvania 19103).

2.3 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

- 3.1 <u>Item requirements</u>. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for device class M shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein.
- 3.2 <u>Design. construction. and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and V or MIL-PRF-38535, appendix A and herein for device class M.
 - 3.2.1 Case outline. The case outline shall be in accordance with 1.2.4 herein and figure 1.
 - 3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 2.
 - 3.2.3 <u>Iruth table</u>. The truth table shall be as specified on figure 3.
- 3.2.4 <u>Functional tests</u>. Various functional tests used to test this device are contained in the appendix. If the test patterns cannot be implemented due to test equipment limitations, alternate test patterns to accomplish the same results shall be allowed. For device class M, alternate test patterns shall be maintained under document revision level control by the manufacturer and shall be made available to the preparing or acquiring activity upon request. For device classes Q and V, alternate test patterns shall be under the control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the preparing or acquiring activity upon request.
- 3.2.5 <u>Die overcoat</u>. Polyimide and silicone coatings are allowable—as an overcoat on the die for alpha particle protection only. Each coated microcircuit inspection lot (see inspection lot as defined in MIL-PRF-38535) shall be subjected to and pass the internal moisture content test at 5000 ppm (see method 1018 of MIL-STD-883). The frequency of the internal water vapor testing may not be decreased unless approved by the preparing activity. Samples may be pulled any time after seal.
- 3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table 1 and shall apply over the full case operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table IIA. The electrical tests for each subgroup are defined in table I.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-90847
		REVISION LEVEL C	SHEET 4

- 3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked as listed in MIL-HDBK-103. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535. Marking for device class M shall be in accordance with MIL-PRF-38535, appendix A.
- 3.5.1 <u>Certification/compliance mark</u>. The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-PRF-38535. The compliance mark for device class M shall be a "C" as required in MIL-PRF-38535, appendix A.
- 3.6 <u>Certificate of compliance</u>. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6.2 herein). The certificate of compliance submitted to DESC-EC prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and herein or for device class M, the requirements of MIL-PRF-38535, appendix A and herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 or for device class M in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 <u>Notification of change for device class M</u>. For device class M, notification to DESC-EC of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change as defined in MIL-STD-973.
- 3.9 <u>Verification and review for device class M</u>. For device class M, DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
- 3.10 <u>Microcircuit group assignment for device class M</u>. Device class M devices covered by this drawing shall be in microcircuit group number 41 (see MIL-PRF-38535, appendix A).
 - 4. QUALITY ASSURANCE PROVISIONS
- 4.1 <u>Sampling and inspection</u>. For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. For device class M, sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.
- 4.2 <u>Screening</u>. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection.
 - 4.2.1 Additional criteria for device class M.
 - a. Delete the sequence specified as initial (preburn-in) electrical parameters through interim (postburn-in) electrical parameters of method 5004 and substitute lines 1 through 6 of table IIA herein.
 - b. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
 - (1) Dynamic burn-in for device class M (method 1015 of MIL-STD-883, test condition D; for circuit, see 4.2.1b herein).
 - c. Interim and final electrical parameters shall be as specified in table IIA herein.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-90847
		REVISION LEVEL C	SHEET 5

TABLE I. <u>Electrical performance characteristics</u>.

					1 "		
Test	Symbol	Conditions 1/2/ -55°C < T _C < +125°C 4.5 V < V _{CC} < 5.5 V unless otherwise specified	Group A subgroups	Device type	Lim	its	Uni
		unless otherwise specified			Min	Max	
High-level output voltage	V _{ОН}	I _{OH} = -5 mA, V _{IL} = 0.8 V V _{IH} = 2.4 V	1,2,3	All	2.4		V
Low-level output voltage	V _{OL}	I _{OL} = 4.2 mA, V _{IL} = 0.8 V V _{IH} = 2.4 V	1,2,3	ALL		0.4	٧
Input leakage current	11	V _I = 0 V to 6.5 V, V _{CC} = 5.5 V, All other pins = 0 V to VCC	1,2,3	All		±10	μА
Output leakage current	Io	V _{CC} = 5.5 V, CAS high V _O = V _{CC} to 0 V,	1,2,3	ALL		±10	μА
Average operating power	I _{CC1}	Minimum cycle time,	1,2,3	_01		70	mA
<pre>supply current (random read or write cycle) 3/</pre>		V _{CC} = 5.5 V		02		80	.1
				03		90	
Standby power supply current (TTL)	I _{CC2}	$V_{CC} = 5.5 \text{ V}, V_{IH} = 2.4 \text{ V}$ RAS and CAS high	1,2,3	All		4	mA
Average operating <u>pow</u> er	I _{CC3}	V _{CC} = 5.5 V, Min <u>imu</u> m cycle, RAS cycling, CAS = 2.4 V	1,2,3	01		70	mA
supply current (RAS-only refresh, or CBR refresh)	4	(RAS only refresh)		02		80	
4/		RAS, CAS, addresses cycling (CBR refresh)	;	03		90	
Average operating power	1 _{CC4}	RAS = 0.8 V,	1,2,3	01		40	mA
supply current (Page mode)		CAS, addresses cycling, t _{PC} = minimum, V _{CC} = 5.5 V		02		50	
		V _{CC} = 3.5 V		03		60	
Input capacitance, address inputs	C ₁ (A)	f = 1 MHz See 4.4.1d Bies on pins under test = 0 V	4	ALL		7	pF
In <u>put</u> c <u>apa</u> ci <u>t</u> an <u>ce,</u> RAS. CAS. W. OE	c ¹ (2)	V _{CC} = 5.0 V nominal T _A = 25°C	4	All		10	рF
I/O capacitance,DQ's	CDQ		4	All		10	pF
		ļ				ļ	

SIZE

STANDARD

MICROCIRCUIT DRAWING

DEFENSE ELECTRONICS SUPPLY CENTER

DAYTON, OHIO 45444

SIZE

A

SIZE

A

REVISION LEVEL

C

6

Test	Symbol	Conditions $1/2/$ -55°C \leq T _C \leq +125°C 4.5 V \leq V _{CC} \leq 5.5 V unless otherwise specified	Group A subgroups	Device type	Lin	nits	Unit
					Min	Max	
Access time from column address	^t AA	(See figures 4 and 5) 1/ 2/ 5/ 6/ 7/ 8/	9,10,11	01		55	. ns
				02		45	
		1		03		40	<u> </u>
Ac <u>ces</u> s time from CAS low	t _{CAC}		9,10,11	01		30	ns
2/				02		25	-
		1		03		20	
Access time from	t _{CPA}		9,10,11	01		55	ns
column precharge				02		50	
		1		03		45	
Ac <u>ces</u> s time from t _{RAC}		9,10,11	01		120	ns	
RAS low 10/				02		100	
				03		80	
Ac <u>ce</u> ss time from	^t OEA		9,10,11	01		30	ns
0E low 11/	or t _{OE}			02		25	
				03		20	
Ou <u>tpu</u> t disable time after	toff		9,10,11	01		30	ns
CAS high 12/				02		25	
				03		20	
Output d <u>is</u> able time	† _{OEZ}		9,10,11	01		30	ns
after OE high	or top			02		25	
		1		03		20	
Cycle time, random	tRC		9,10,11	01	210		ns
read or write <u>13</u> /	, RC		02	180			
				03	150		
Cycle time,	tRWC		9,10,11	01	285		ns
read-write	KWC			02	245		
				03	205		

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-90847
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL C	SHEET 7

TARIF 1	Flectrical	performance	characteristics	_	continued.
INDLE I.	LIECUI ICGI	Del I Di Indi ice	Cital accel 13t 103		COLL III IACA.

Test	Symbol	Conditions	Group A	Device	Lim	its	L Unit
		-55°C ≤ T _C ≤ +125°C 4.5 V ≤ V _{CC} ≤ 5.5 V unless otherwise specified	subgroups	type	Min	Max	
Cycle time, page-	t _{PC}	(See figures 4 and 5)	9,10,11	01	65		ns
mode read or write <u>14</u> /		1/2/5/6/7/8/		02	60		_
	ļ	1		03	50		
Cycle time, page- mode read-write	t _{PRWC}		9,10,11	_01	135		ns
mode read-write				02	120	ļ <u></u>	
The state of the s	ļ	+		03	105		
Pu <u>lse</u> duration, page mode, RAS low <u>15</u> /	tRASP		9,10,11	01	120	ļ	-
KAS (ON <u>12</u>)				02	100		ns
				O3 All	80	100	μs
	-	+		 		100	"
Pulse du <u>rat</u> ion, non-page- -mode, RAS low <u>15</u> /	tRAS		9,10,11	_01	120	-	ns
				_02	100		-
				O3 All	80	10	μs
	+	+	ļ	 			
Pulse duration, CAS low 16/	tCAS		9,10,11	01	30		ns
				02	25		•
				O3 All	20	10	μs
Pulse duration, CAS high	t _{CP}	<u> </u>	9,10,11	01	. 15		ns
(Page- mode and non- page- mode) <u>17</u> /	t _{CPN}			02	12		
		_		03	12		ļ
Pulse duration, RAS high (precharge)	t _{RP}		9,10,11	_01	80		ns
				02	70		
				03	60		
Pulse duration, write	t _{WP}		9,10,11	_01	25		ns
				02	20		
			1	03	_15		

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-90847
		REVISION LEVEL C	SHEET 8

Test	Symbol	Conditions	Group A	Device	Lim	its	⊥ Uni1
		-55°C ≤ T _C ≤ +125°C 4.5 V ≤ V _{CC} ≤ 5.5 V unless otherwise specified	subgroups	type	_Min	Max	
Setup tim <u>e,</u> column-address before CAS low	^t ASC	(See figures 4 and 5) 1/ 2/ 5/ 6/ 7/ 8/	9,10,11	ALL	0		ns
Setup tim <u>e.</u> row-address before RAS low	^t ASR		9,10,11	All	0		ns
Setup time, data <u>18</u> /	t _{DS}		9,10,11	All	0		ns
Setup tim <u>e.</u> read before CAS low	tRCS		9,10,11	All	0		ns
Setup time, W low before CAS	t _{CWL}	Ţ	9,10,11	01	30		ns
				02	25		-
	_	_		03	20		-
Setup time, W low before RAS	t _{RWL}		9,10,11	01	30		_ ns
111911				02	25		_
		<u> </u>		03	20		<u> </u>
Setup time, W low before CAS low (Early write operation only)	tucs		9,10,11	All	0		ns
Setup time_ W_high (CAS before RAS refresh only)	twsr or twrp		9,10,11	All	10		ns
Hold time, column-	tCAH		9,10,11	01	20		_ ns
<u>add</u> ress after CAS low				02	20		_
		1		03	15		<u> </u>
fold time, data	tDHR		9,10,11	01	90		ns
after RAS low				02	75		
		1		03	60		
Hold time, data	t _{DH}		9,10,11	01	25		ns
18/	-"			02	20		

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-90847
		REVISION LEVEL C	SHEET 9

20

Test	Symbol	Conditions	Group A	Device	Lim	its	Unit
		-55°C < T _C < +125°C 4.5 V < V _{CC} < 5.5 V unless otherwise specified	subgroups	type	Min	Max	
Hold timecolumn address	t _{AR}	(See figures 4 and 5)	9,10,11	01	90		ns
after RAS low 16/		1 2 5 6 7 8		02	75		_
	_			03	60		
Hold time, row- <u>add</u> ress after	t _{RAH}		9,10,11	01	15		ns
address after RAS low				02	15	ļ <u>.</u>	-
	<u> </u>	_		03	10		
Hold time, read after CAS high 20/	t _{RCH}		9,10,11	All	0		ns
Hold time, read after RAS high 20/	t _{RRH}		9,10,11	ALL	0		ns
Hold time, write after CAS twch low (Early write operation only)	tucu		9,10,11	01	25		ns
	WCH			02	20		
				03	15		
Hold time, write after RAS t	twcR		9,10,11	01	90		_ ns
low <u>16</u> /				02	75		_
				03	60		ļ
Hold time W high (CAS before RAS refresh only	twhR or twRH		9,10,11	All	10		ns
Delay_time, column address	tAWD		9,10,11	01	90		ns
to W low (Read write operation only) 19/	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \			02	80		_
****	ļ			03	70	<u> </u>	
Delay time, RAS low to CAS	t _{CHR}		9,10,11	01	25		ns
high (CAS-before RAS refresh only) 21/				02	20		_
				03	20		
Delay time, CAS high to RAS	tCRP		9,10,11	01	10		_ ns
low				02	5	 	-
		1	1	03	5		

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-90847
		REVISION LEVEL C	SHEET 10

Test	Symbol	Conditions -55°C ≤ T _C ≤ +125°C	Group A subgroups	Device type	<u>Lim</u>	its	Unit
	ļ	-55°C ≤ T _C ≤ +125°C 4.5 V ≤ V _{CC} ≤ 5.5 V unless otherwise specified			Min	Max	
Delay time, RAS low to CAS	tcsH	(See figures 4 and 5)	9,10,11	01	120		
n r gri		1/2/5/6/7/8/		02	100		
		1		03	80		
Delay time, CAS low to RAS low (CAS before RAS refresh only) 21/	tcsR		9,10,11	ALL	10		ns
Delay time, CAS low to W low	t _{CWD}		9,10,11	01	70		ns
(Read-write operation only) 19/	CNU			02	60		
				03	50		
Hold time, OE command 22/ toek	toek		9,10,11	01	30		ns
	52			02	25		
				03	20		
Delay time, OE to data 23/ t	t _{OED}		9,10,11	01	30		ns
				02	25		
		_		03	20		<u></u>
Hold_time, RAS referenced to	t _{ROH}		9,10,11	01	30		ns
to 0E <u>24</u> /				02	_25		
		1		03	20		
Delay time, RAS low to	tRAD		9,10,11	01	20	65	ns
column-address 25/				02	20	50	
	ļ	1		03	15	40	
Delay <u>ti</u> me, column-address to RAS high	tRAL		9,10,11	01	55		ns
to kas nigh				02	50		.]
				03	40		
Delay <u>ti</u> me, colmn-address to CAS high <u>23</u> /	tCAL		9,10,11	01	. 55		ns
10 the fright 25/				02	50		
			-	03	40		

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-90847
		REVISION LEVEL C	SHEET 11

TABLE I. <u>Electrical performance characteristics</u> - continued.


Test	Symbol	Conditions -55°C ≤ T _C ≤ +125°C	Group A subgroups	Device type	Limi	ts	Uniit
		4.5 V ≤ V _{CC} ≤ 5.5 V unless otherwise specified			Min	Max	
Delay time, RAS low to CAS low 26/	tRCD	(See figures 4 and 5)	9,10,11	01	25	90	ns
(ON <u>20</u> /		שטשעשע		02	25	75	-
	ļ	+		03	20	60	
Delay time, RAS high to CAS low	^t RPC		9,10,11	All	O		ns
Delay time, CAS low to RAS	tRSH		9,10,11	_01	30		ns
high				02	25		_
				03	20		_
De <u>lay</u> time RAS low to W low	t _{RWD}		9,10,11	01	160		_ ns
(Read-write operation only) 19/				_02	135		_
				03	110		
CAS to output in low Z 23/	t _{CLZ}		9,10,11	ALL	0	27/	ns
Refresh time interval	t _{REF}		9,10,11	All		16	ms
Setup time, OE prior to RAS during hidden refresh cycle 23/	^t ORD		9,10,11	ALL	0		ns


- $1\!\!/ \quad {\rm V_{SS}}$ is common for all voltages.
- 2/ An initial pause of 200 μ s is required after power-up followed by a<u>mi</u>nimum of 8 initialization <u>cycles</u> after full V_{CC} level is achieved. The 8 initialization cycles need to be RAS only refresh or CBR with W high to assure proper device operation. The 8 initialization cycles should be repeated any time the 16 ms refresh requirement is exceeded.
- ${f J}_{CC}$ is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the outputs open.
- 4/ I_{CC} is dependent on cycle rates.
- 5/ AC characteristics assume transition time $t_T = 5$ ns.
- $_{\rm IL}$ (max) and $_{\rm IH}$ (min) are reference levels for measuring timing of input signals. Transition times are measured between $_{\rm IL}$ and $_{\rm IH}$.
- $Z\prime$ In addition to meeting the transition rate specification, all input signals must make the transition between V_{IL} and V_{IH} (or V_{IH} and V_{IL}) in a monotonic manner.
- When operating the device, transition times (rise and fall) for all input signals are to be a minimum of 3 ns and a maximum of 50 ns.


STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-90847
		REVISION LEVEL C	SHEET 12


- $\underline{2}$ / Assumes that $t_{RCD} > t_{RCD}$ (max).
- $\underline{10}$ / Assumes that $t_{RCD} < t_{RCD}$ (max). If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
- 11/ During a read cycle, if OE is low and then taken high, DQs go high impedance. If OE is permanently held low, a late-write or read-modify-write operation is not possible.
- 12/ t_{OFF} and t_{OEZ} or t_{OO} are specified when the output is no longer driven. The output is disabled (high impedance) by bringing either OE or CAS high and it is not referenced to v_{OH} or v_{OL} .
- 13/ The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range (-55°C \leq T_C \leq +125°C) is assured.
- 14/ To guarantee t_{PC} min, t_{ASC} should be greater than or equal to t_{CP} .
- $\underline{15}$ / In a read-write cycle, t_{RUD} and t_{RUL} must be observed.
- $\underline{16}$ / In a read-write cycle, t_{CWD} and t_{CWL} must be observed.
- 17/ If $\overline{\text{CAS}}$ is low at the falling edge of $\overline{\text{RAS}}$, DQs will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer, CAS must be pulsed high for t_{CDN} .
- 18/ These parameters are referenced to CAS leading edge in early-write cycles and w leading edge in late-write or read-modify-write cycles.
- t_{WCS} , t_{RWD} , t_{AWD} and t_{CWD} are restrictive operating parameters in late-write and read-modify-write cycles only. If $t_{WCS} > t_{WCS}$ (min), the cycle is an early-write cycle and the data outputs will remain open circuit throughout the entire cycle. If $t_{RWD} > t_{RWD}$ (min), $t_{AWD} > t_{AWD}$ (min) and $t_{CWD} > t_{CWD}$ (min), the cycle is a read-write and the data outputs will contain data read from the selected cells. If neither of the above conditions are met, the state of the data outputs (at access time and until CAS goes back to V_{IH}) is indeterminate.
- $\underline{20}$ / Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.
- 21/ Enables on-chip refresh and address counters.
- 22/ Late-write and read-modify-write cycles must have both too and toeh met (OE high during write cycle) in order to ensure that the output buffers will be open during the write cycle. The DQs will provide the previously read data if CAS remains low and OE is taken back low after toeh is met. If CAS goes high prior to OE going back low, then the DQs will remain open.
- 23/ This parameter may not be tested, but shall be guaranteed to the limits specified in table I and is included to help with device application.
- 24/ This parameter does not apply where OE is not related to RAS in device design.
- 25/ Maximum value specified only to guarantee access time. Operation within the t_{RAD} (max) limit ensures that t_{RCD} (max) can be met. t_{RAD} (max) is specified as a reference point only; if t_{RAD} is greater than the specified t_{RAD} (max) limit, then access time is controlled exclusively by t_{AA} .
- 26/ Maximum value specified only to guarantee access time. Operation within the t_{RCD} (max) limit ensures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC} .
- 27/ Valid data is presented at the output after all access times are satisfied but may go <u>fro</u>m three-state to an invalid data state prior to the specified access times as the outputs are driven when CAS goes low.


STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-90847
		REVISION LEVEL C	SHEET 13

























			Millimeters		Inc	hes
Symbol	Min	Max	Min	Max		
A2	9.02	10.29	.355	.405		
ь	0.41	0.58	.016	.023		
b2	0.89	1.14	.035	.045		
С	0.20	0.38	.008	.015		
e	1.14	1.40	.045	.055		
eA	2.16	2.92	.085	.115		
D	26.29	27.05	1.035	1.065		
E	2.54	3.30	.100	.130		
L	3.18	5.08	.125	.200		
L1	0.38	1.27	.015	.050		

Figure 1. <u>Case outlines</u> - Continued.

STANDARD
MICROCIRCUIT DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE A		5962-90847
	REVISION LEVEL C	SHEET 20

Device types		01, 02	. 03
Case outlines	R, X, U	Y, Z, T	N
Terminal			
number	<u> </u>	Terminal sy	mbol !
1	001	DQ1	<u>OE</u>
2 3 4 5 6 7	<u>D</u> Q2	<u>D</u> Q2	CAS
3	<u> </u>	W.	DQ3
4	RAS	RAS	DQ4
5	A9	A9	Vee
6	AO	NP	V _{SS} pai
7	A1	NP	<u>D</u> Q2
8	A2	NP	Ū.
9	A3	AO	RAS
10	Vçc	A1	A9
11	A4	A2	A0
12	A5	A3	A1
13	A6	Vcc	A2
14	A7	A4	A3
15	<u>A8</u>	A5	Voc
16	<u>OE</u>	A6	V _{CC}
17	CAS	A7	A5
18	DQ3	A8	A6
19	DQ4	NP	A7
20	Voc	NP	A8
21	vss	NP	
22		ŌE	
23		OE CAS	
24		DQ3	
25		DQ4	
26	•-	V _{SS}	
		L	L

NP=NO PIN NC=NO CONNECT

FIGURE 2. <u>Terminal connections</u>.


STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-90847
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL C	SHEET 21

			Ino	Jts			Input/Output	
Operation	RAS	CAS	ū	ŌĒ	Row address	Column address	D	q
Read	ACT	ACT	NAC	ACT	APD	APD	DNC	VLD
Write (early write)	ACT	ACT	ACT	DNC	APD	APD	VLD	DNC
Write (late write)	ACT	ACT	ACT	NAC	APD	APD	VLD	OPN
Read-modify-write	ACT	ACT	ACT	ACT	APD	APD	VLD	VLD
RAS-only refresh	ACT	NAC	DNC	DNC	APD	DNC	DNC	OPN
Hidden refresh (read)	ACT	ACT	NAC	ACT	APD	APD	DNC	VLD
Hidden refresh (write)	ACT	ACT	ACT	DNC	APD	APD	VLD	DNC
CAS before RAS refresh	ACT	ACT	NAC	DNC	DNC	DNC	DNC	OPN
Standby	NAC	NAC	DNC	DNC	DNC	DNC	DNC	OPN

ACT = active
NAC = nonactive
DNC = don't care
VLD = valid
ILD = invalid
APD = applied
OPN = open

FIGURE 3. <u>Iruth table</u>.


STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-90847
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL C	SHEET 22




Note: Output may go from three-state to an invalid state prior to the specified access time.


FIGURE 4. <u>Timing waveform diagrams</u>.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-90847
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL C	SHEET 23





Read-write cycle timing




Note: Output may go from three-state to an invalid data state prior to the specified time.

FIGURE 4. Timing waveform diagrams - Continued.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-90847
		REVISION LEVEL C	SHEET 26


Enhanced page-mode read cycle timing




Notes: 1. Output may go from three-state to an invalid state prior to the specified access time. 2. Access time is t_{CPA} or t_{AA} dependent.

FIGURE 4. <u>Iiming waveform diagrams</u> - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-90847
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL C	SHEET 27






Notes: 1. t_{DS} and t_{DH} are referenced to CAS or W, which ever occurs last.
2. A read cycle or a read-write cycle can be intermixed with a write cycle as long as read and read-write timing specifications are not violated.

FIGURE 4. <u>liming waveform diagrams</u> - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-90847
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL C	SHEET 28

Enhanced page-mode read-write cycle timing



- Notes: 1. Output may go from three-state to an invalid data state prior to the specified time.
 - A read or write cycle can be intermixed with read-write cycles as long as the read and write timing specifications are not violated.

FIGURE 4. <u>Timing waveform diagrams</u> - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-90847
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL C	SHEET 29

DESC FORM 193A

JUL 94

RAS-only refresh timing




FIGURE 4. <u>Timing waveform diagrams</u> - Continued.

SIZE
A
STANDARD
MICROCIRCUIT DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE
A
5962-90847

REVISION LEVEL
C
SHEET
C
30

Automatic (CAS-before-RAS) refresh cycle timing







FIGURE 4. <u>Timing waveform diagrams</u> - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-90847
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL C	SHEET 31




STANDARD MICROCIRCUIT DRAWING	A A		5962-90847
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL C	32





(A) LOAD CIRCUIT



(B) ALTERNATE LOAD CIRCUIT

FIGURE 5. Load circuits.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-9 08 47
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL C	SHEET 34

TABLE IIA. Electrical test requirements. 1/ 2/ 3/ 4/ 5/ 6/ 7/

Line	Test	Subgroups (in accordance with MIL-STD-883, method 5005, table I)	Subgroups (in accordance with MIL-PRF-38535, table III)		
no.	requirements	Device class M	Device class Q	Device class V	
1	Interim electrical parameters (see 4.2)			1,7,9	
2	Static burn-in I and II (method 1015)	Not required	Not required	Required	
3	Same as line 1			1*,7* Δ	
4	Dynamic burn-in (method 1015)	Required	Required	Required	
5	Same as line 1			1*,7* Δ	
6	Final electrical parameters	1*,2,3,7*, 8A,8B,9,10, 11	1*,2,3,7*, 8A,8B,9,10,	1*,2,3,7*, 8A,8B,9, 10,11	
7	Group A test requirements	1,2,3,4**,7, 8A,8B,9,10, 11	1,2,3,4**,7, 8A,8B,9,10, 11	1,2,3,4**,7, 8A,8B,9,10, 11	
8	Group C end-point electrical parameters	2,3,7, 8A,8B	1,2,3,7, 8A,8B	1,2,3,7, 8A,8B,9, 10,11 Δ	
9	Group D end-point electrical parameters	2,3, 8A,8B	2,3, 8A,8B	2,3, 8A,8B	
10	Group E end-point electrical parameters	1,7,9	1,7,9	1,7,9	

1/ Blank spaces indicate tests are not applicable.

5/ ** see 4.4.1e.

6/ \(\Delta\) indicates delta limit (see table IIB) shall be required where specified, and the delta values shall be computed with reference to the previous interim electrical parameters (see line 1).

Z/ See 4.4.1d.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-90847
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL C	SHEET 35

^{2/} Any or all subgroups may be combined when using high-speed testers.

^{3/} Subgroups 7 and 8 functional tests shall verify the truth table.

^{4/ *} indicates PDA applies to subgroup 1 and 7.

TABLE IIB. Delta limits at +25°C

Parameter 1/	Device types		
	ALL		
I _{CC2} standby	±10% of before value		
IIH, IIL	±10% of before value		
IOHZ, IOLZ	±10% of before value		

1/ The above parameter shall be recorded before and after the required burn-in and life tests to determine the delta.

4.2.2 Additional criteria for device classes Q and V.

- a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015 of MIL-STD-883.
- b. Interim and final electrical test parameters shall be as specified in table IIA herein.
- c. Additional screening for device class V beyond the requirements of device class Q shall be as specified in MIL-PRF-38535, appendix B.
- 4.3 <u>Qualification inspection for device classes Q and V</u>. Qualification inspection for device classes Q and V shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).
- 4.4 <u>Conformance inspection</u>. Technology conformance inspection for classes Q and V shall be in accordance with MIL-PRF-38535 including groups A, B, C, D, and E inspections and as specified herein except where option 2 of MIL-PRF-38535 permits alternate in-line control testing. Quality conformance inspection for device class M shall be in accordance with MIL-PRF-38535, appendix A and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

4.4.1 Group A inspection.

- a. Tests shall be as specified in table IIA herein.
- b. Subgroups 5 and 6 of table I of method 5005 of MIL-STD-883 shall be omitted.
- c. For device class M, subgroups 7 and 8 tests shall include verifying the functionality of the device. For device classes Q and V, subgroups 7 and 8 shall include verifying the functionality of the device; these tests shall have been fault graded in accordance with MIL-STD-883, test method 5012 (see 1.5 herein).
- d. O/V (latch-up) tests shall be measured only for initial qualification and after any design or process changes which may affect the performance of the device. For device class M, procedures and circuits shall be maintained under document revision level control by the manufacturer and shall be made available to the preparing activity or acquiring activity upon request. For device classes Q and V, the procedures and circuits shall be under the control of the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the preparing activity or acquiring activity upon request. Testing shall be on all pins, on five devices with zero failures. Latch-up test shall be considered destructive. Information contained in JEDEC Standard number 17 may be used for reference.

STANDARD
MICROCIRCUIT DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE

A

SIZE

A

REVISION LEVEL
C

SHEET
C

36

- e. Subgroup 4 (C_{IN} and C_{OUT} measurements) shall be measured only for initial qualification and after any process or design changes which may affect input or output capacitance. Capacitance shall be measured between the designated terminal and GND at a frequency of 1 MHz. Sample size is 15 devices with no failures, and all input and output terminals tested.
- 4.4.2 <u>Group C inspection</u>. The group C inspection end-point electrical parameters shall be as specified in table IIA herein. Delta limits shall apply only to subgroup 1 of group C inspection and shall consist of tests specified in table IIB herein.
 - 4.4.2.1 Additional criteria for device class M. Steady-state life test conditions, method 1005 of MIL-STD-883:
 - a. Test condition D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005.
 - b. $T_A = +125$ °C, minimum.
 - c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.
- 4.4.2.2 <u>Additional criteria for device classes Q and V</u>. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.
- 4.4.3 <u>Group D inspection</u>. The group D inspection end-point electrical parameters shall be as specified in table IIA herein.
- 4.4.4 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein).
 - a. End-point electrical parameters shall be as specified in table IIA herein.
 - b. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RHA level being tested. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535, appendix A for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at $T_A = +25$ °C ± 5 °C, after exposure, to the subgroups specified in table IIA herein.
 - c. When specified in the purchase order or contract, a copy of the RMA delta limits shall be supplied.
- 4.5 <u>Delta measurements for device class V</u>. Delta measurements, as specified in table IIA, shall be made and recorded before and after the required burn-in screens and steady-state life tests to determine delta compliance. The electrical parameters to be measured, with associated delta limits are listed in table IIB. The device manufacturer may, at his option, either perform delta measurements or within 24 hours after burn-in perform final electrical parameter tests, subgroups 1, 7, and 9.
 - 5. PACKAGING
- 5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.
 - 6. NOTES
- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
 - 6.1.2 <u>Substitutability</u>. Device class Q devices will replace device class M devices.
- 6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-973 using DD Form 1692, Engineering Change Proposal.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-90847
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL C	SHEET 37

- 6.3 <u>Record of users</u>. Military and industrial users should inform Defense Electronics Supply Center when a system application requires configuration control and which SMD's are applicable to that system. DESC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DESC-EC, telephone (513) 296-6047.
- 6.4 <u>Comments</u>. Comments on this drawing should be directed to DESC-EC, Dayton, Ohio 45444-5270, or telephone (513) 296-5377.
- 6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535, MIL-HDBK-1331, and as follows:

CIN	COLIT	,	-	-	-	-	-	-	-	-	-	-	-	-	Input and bidirectional output, terminal-to-GND capacitance
144	GND '	-	-	-	-	-	-	-	-	-	-	-	-	-	Ground zero voltage potential.
	ICC	-	-	-	-	-	-	-	-	-	-	-	-	-	Supply current.
	ITI	-	-	-	-	-	-	-	-	-	-	-	-	-	Input current low
	IH	-	-	-	-	-	-	-	-	-	-	-	-	-	Input current high
	T."	-	-	-	-	-	-	-	-	-	-	-	-	-	Case temperature.
	TA	-	-	•	-	-	-	-	-	-	-	-	-	-	Ambient temperature
	۷ÇC -	-	-	-	-	-	-	-	-	-	-	-	-	-	Positive supply voltage.
	VIC	-	-	-	-	-	-	-	-	-	-	-	-	-	Positive input clamp voltage
	oŻΫ	-	•	-	-	-	-	-	-	-	-	-	-	-	Latch-up over-voltage
	0/I	-	-	-	-	-	-	-	-	-	-	-	-	-	Latch-up over-current

6.5.1 <u>Timing limits</u>. The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address setup time is shown as a minimum since the system must supply at least that much time (even though most devices do not require it). On the other hand, responses from the memory are specified from the device point of view. Thus, the access time is shown as a maximum since the device never provides data later than that time.

6.5.2 Waveforms.

Waveform symbol	Input	Output
	MUST BE VALID	WILL BE
711117	CHANGE FROM H TO L	WILL CHANGE FROM H TO L
	CHANGE FROM L TO H	WILL CHANGE FROM L TO H
XXXXXXX	DON'T CARE ANY CHANGE PERMITTED	CHANGING STATE UNKNOWN
		HIGH IMPEDANCE

6.6 Sources of supply.

- 6.6.1 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DESC-EC and have agreed to this drawing.
- 6.6.2 <u>Approved sources of supply for device class M</u>. Approved sources of supply for class M are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DESC-EC.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-90847
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL C	SHEET 38

APPENDIX

FUNCTIONAL ALGORITHMS

SCOPE

10.1 Scope. Functional algorithms are test patterns which define the exact sequence of events used to verify proper operation of a random access memory (RAM). Each algorithm serves a specific purpose for the testing of the It is understood that all manufacturers do not have the same test equipment; therefore, it becomes the responsibility of each manufacturer to guarantee that the test patterns described herein are followed as closely as possible, or equivalent patterns be used that serve the same purpose. Each manufacturer should demonstrate that this condition will be met. Algorithms shall be applied to the device in a topologically pure fashion. This appendix is a mandatory part of the specification. The information contained herein is intended for compliance.

20. APPLICABLE DOCUMENTS

This section is not applicable to this appendix.

30. ALGORITHMS

- 30.1 Algorithm A (pattern 1).
- 30.1.1 <u>Output High Impedance (t_{off})</u>. This patte<u>rn</u> verifies the output buffer switches to high impedence (tristate) within the specified t_{OFF} after the rise of CAS. It is performed in the following manner.
 - Step 1 Perform 8 pump cycles.
 - Step 2 Load address location with data.
 - Step 3 Raise $\overline{\text{CAS}}$ and read address location and guarantee V_{OL} < V_{OUT} < V_{OH} after T_{OFF} delay.

30.2 Algorithm B (pattern 2).

- 30.2.1 Ycc Slew. This pattern indicates sense amplifier margin by slewing the supply voltage between memory writing and reading. It is performed in the following manner:
 - Step 1 Perform 8 pump cycles.
 - Step 2 Load memory with background data with V_{CC} at 4.5 V.

 - Step 3 Change V_{CC} to 5.5 V. Step 4 Read data from memory.
 - Step 5 Write memory with data complement.

 - Step 6 Change V_{CC} to 4.5 V. Step 7 Read data complement from memory.

30.3 Algorithm C (pattern 3).

- 30.3.1 March data. This pattern tests for address uniqueness and multiple selection. It is performed in the following manner:
 - Step 1 Perform 8 pump cycles.
 - Step 2 Write memory with data.
 - Step 3 Read location 0.
 - Step 4 Write location 0 with data complement.
 - Step 5 Repeat step 3 and 4 for all other locations in the memory (sequentially).
 - Step 6 Read data complement in maximum address location.
 - Step 7 Write data in maximum address location.
 - Step 8 Repeat step 6 and 7 for all other locations in the memory from maximum to minimum address.
 - Step 9 Read data in maximum address location.
 - Step 10 Write data complement in maximum address location.
 - Step 11 Repeat steps 9 and 10 for all other locations in the memory from maximum to minimum address.
 - Step 12 Read data complement from memory.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-90847
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL C	39

FUNCTIONAL ALGORITHMS - Continued.

30.4 Algorithm D (pattern 4).

- 30.4.1 Refresh test (cell retention) +125°C only. This test is used to check the retention time of the memory cells. It is performed in the following manner:
 - Step 1 Perform 8 pump cycles.
 - Step 2 Load memory with background data.

 - Step 3 Pause T_{REF} (stop all clocks). Step 4 Read memory with background data.
 - Step 5 Repeat steps 2, 3, and 4 with data complement.

30.5 Algorithm E (pattern 5).

- Read-modify-write (RMW). This pattern verifies the Read-modify-write mode for the memory. It is performed in the following manner:
 - Step 1 Perform 8 pump cycles.
 - Step 2 Write memory with data.
 - Step 3 Read location 0 and write location 0 with data complement using RMW cycle.
 - Step 4 Repeat step 3 for all other locations in the memory.
 - Step 5 Repeat steps 3 and 4 using invert data.

30.6 Algorithm F (pattern 6).

- 30.6.1 Page mode. This pattern verifies the Page mode for the memory. It is performed in the following manner:
- Step 1 Perform 8 pump cycles.
- Step 2 Load first page of memory with background data using page mode cycle.
- Step 3 Read first page of memory with data and load with data complement using page mode cycle.
- Step 4 Read first page of memory with data complement and load with data using page mode cycle.
- Step 5 Repeat steps 2, 3, and 4 for remaining memory locations.
- 30.6.2 Page mode (alternate). This pattern verifies the page mode for the memory. It is performed in the following manner:
 - Step 1 Perform 8 pump cycles.
 - Step 2 Write memory with data using row fast addressing.
 - Step 3 Read data from first page of memory and write it with data complement using page mode cycle.
 - Step 4 Repeat for rest of memory pages.
 - Step 5 Read data complement from memory using row fast addressing.
 - Step 6 Repeat steps 3, 4, and 5 using data.

30.7 Algorithm G (pattern 7).

- 30.7.1 CAS-Before-RAS refresh test. This test is used to verify the functionality of the CAS before RAS mode of cell refreshing. It is done at +125°C only and is performed in the following manner:
 - Step 1 Perform 8 pump cycles.
 - Step 2 Load memory with background data for 16ms.
 - Step 3 Perform 1024 CAS-before-RAS cycles, while attempting to modify data.
 - Step 4 Repeat steps 2 and 3 until all address locations have been loaded.
 - Read memory with data for 16 ms.
 - Step 6 Perform 1024 CAS-before-RAS cycles.
 - Step 7 Repeat steps 5 and 6 until all address locations have been loaded.
 - Step 8 Repeat steps 2 through 7 with data complement.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-90847
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL C	SHEET 40

FUNCTIONAL ALGORITHMS - Continued.

- 30.7.2 CAS-Before-RAS refresh test (alternate). This test is used to verify the functionality of the CAS before RAS mode of cell refreshing. It is done at +125°C only and is performed in the following manner:
 - Step 1 Perform 8 pump cycles.
 - Step 2 Write memory data.
 - Step 3 Pause for t_{REF} (stop all <u>clo</u>cks high). Step 4 Perform 1024 CAS-before-RAS cycles.
 - Step 4
 - Step 5 Repeat steps 3 and 4 for 250 ms.
 - Step 6 Read data from memory.
 - Step 7 Repeat steps 2 through 6 with data complement.
 - 30.8 Algorithm H (pattern 8).
- 30.8.1 RAS-Only refresh test. This test is used to verify the functionality of the RAS-only mode of cell refreshing. It is done at +125°C only and is performed in the following manner:
 - Step 1 Perform 8 pump cycles.
 - Step 2 Load memory with background data for 16 ms.
 - Step 3 Perform 1024 RAS-only cycles.
 - Step 4 Repeat steps 2 and 3 until all address locations have been loaded.
 - Step 5 Read memory with data for 16ms.
 - Step 6 Perform 1024 RAS-only cycles.
 - Step 7 Repeat steps 5 and 6 until all address locations have been loaded.
 - Step 8 Repeat steps 2 through 7 with data complement.
- 30.8.2 RAS-Only refresh test (cell retention) +125°C only (alternate). This test is used to verify the functionality of the RAS-only mode of cell refreshing. It is done at +125°C only and is performed in the following manner:
 - Step 1 Perform 8 pump cycles.
 - Step 2 Write memory with data.
 - Step 3 Pause for t_{REF} (stop all clocks high). Step 4 Perform 1024 RAS-only cycles.

 - Step 5 Repeat steps 3 and 4 for 250 ms.
 - Step 6 Read data from memory.
 - Step 7 Repeat steps 2 through 6 with data complement.
 - 30.9 Algorithm I (pattern 9).
- 30.9.1 Refresh test (periphery retention) +125°C only. This test is used to check the minimum periphery retention time and is optional at the discretion of the manufacturer. It is performed in the following manner:
 - Step 1 Perform 8 pump cycles.
 - Step 2 Write memory with data.
 - Step 3 Read data from memory.
 - Step 4 Pause for T_{REF} (stop all clocks high). Step 5 Load memory with data complement.

 - Step 6 Read data complement from memory.
 Step 7 Pause for T_{REF} (stop all clocks high).
 Step 8 Write memory with data.

 - Step 9 Read data from memory.

STANDARD
MICROCIRCUIT DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE A		5962-90847
	REVISION LEVEL C	SHEET 41