
	<b>.</b>		-		·····			RE	VISI	ons		T			· ·		,			
LTR					DE	SCRI	PTIO	N					DATE	(YR-MO	-DA)			APPR	OVED	_
A	and term	U. inal	Addi con	w pac ng ca nect: ange:	ase o ion l	outli Jano	ine U	, fi n fi	gure gure	1. <i>i</i>	ers 2 Addii	Z ng	93	-10-	25	Mor	ica	L. P	oelk	ing
	***																			
REV	<b>_</b>																			
REV SHEET																				
	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A				
SHEET	A 15	A 16	A 17	A 18	A 19	A 20	A 21	A 22	A 23	A 24	A 25	A 26	A 27	A 28	A 29	A 30				
SHEET REV SHEET REV STAT	15 TUS		<b></b>		19					-	$\vdash$	<b></b> -		<b> </b>		<del> </del>	A	A	A	A
SHEET REV SHEET	15 TUS		<b></b>	18 RE	19		21	22	23	24	25	26	27	28	29	30	A 11	A 12	A 13	A 14
SHEET REV SHEET REV STAT	15 TUS TS		<b></b>	18 REV	19 7	20 Y	21 A	22 A 2	23 A 3	24 A 4	25 A 5	26 A 6 SE EI	27 A 7	28 A	29 A 9	30 A 10 PPLY	11 CEN	12	<u> </u>	┢
SHEET REV SHEET REV STAT OF SHEET PMIC N/A	15 TUS TS DARD:	16	17	18 REV SHI	19 V EET	20 Y	21 A	A 2 Nguye	23 A 3	24 A 4 D)	25 A 5	26 A 6 SE EI	27 A 7 LECTF	28 A 8 RONICON, O	29 A 9 S SU	30 A 10 PPLY 454	11 CEN'	12	<u> </u>	┢
SHEET REV SHEET REV STAT OF SHEET PMIC N/A	TUS	16 IZED RY IG	17	18 REV SHI	19 V EET	20 Y	21 A 1 Phu H.	A 2 Nguye	23 A 3	A 4 DI MIC MUI	25 A 5 EFEN:	26 A 6 SE EI I	27 A 7 LECTROAYTO	28 A 8 CONICON, O	29 A 9 SS SUHIO	30 A 10 PPLY 454	CEN'	12	<u> </u>	┢
SHEET  REV SHEET  REV STAT  OF SHEET  PMIC N/A  STAN  MI  DH  THIS DRAW FOR USE BY	DARD: LITAIRAWIN  ALL DE ENCIES (	16  IZED  RY  G  AVAILAB  PARTME  PARTME  DF THE	17	18 REV SHI PREPA	19 V EET ARED BY	20 Y	21 A 1 Phu H. Tim H.	A 2 Nguye	23 A 3	A 4 DI MIC MUI	25 A 5 EFEN:	26 A 6 SE EI I	27 A 7 LECTROAYTO	28 A 8 CONICON, O	29 A 9 SS SUHIO	30 A 10 PPLY 454	CEN'	12	<u> </u>	┢┈
SHEET  REV SHEET  REV STAT OF SHEET  PMIC N/A  STAN MI  THIS DRAW FOR USE BY AND AGI	DARD: LITAI RAWIN ALL DE ENCIES CENT OF I	16  IZED  RY  G  AVAILAB  PARTME  PARTME  DF THE	17	18 REV SHI PREPA	THE BY	20 Y	21 A 1 Phu H. Tim H. Danica L	A 2 Nguye	23 A 3	A 4 DI MIC MUI	25 A 5 EFEN:	26 A 6 SE EI IRCU	27 A 7 LECTROAYTO	28 A 8 CONICON, O	29 A 9 SS SUHIO	30 A 10 PPLY 454 L, I	CEN'	12 TER	13	┢

 $\underline{\texttt{DISTRIBUTION}}\ \ \textbf{STATEMENT}\ \ \textbf{A}.\ \ \textbf{Approved}\ \ \textbf{for public release;}\ \ \textbf{distribution is unlimited}.$ 

5962-E359-93

### 1. SCOPE

- 1.1 <u>Scope</u>. This drawing forms a part of a one part one part number documentation system (see 6.6 herein). Two product assurance classes consisting of military high reliability (device classes B, Q, and M) and space application (device classes S and V), and a choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). Device class M microcircuits represent non-JAN class B microcircuits in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices". When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN.
  - 1.2 PIN. The PIN shall be as shown in the following example:



- 1.2.1 <u>RHA designator</u>. Device classes M, B, and S RHA marked devices shall meet the MIL-M-38510 specified RHA levels and shall be marked with the appropriate RHA designator. Device classes Q and V RHA marked devices shall meet the MIL-I-38535 specified RHA levels and shall be marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.
  - 1.2.2 <u>Device type(s)</u>. The device type(s) shall identify the circuit function as follows:

Device type	Generic number	Frequency	<u>Circuit function</u>		
01 02	680901B-4 680901B-5	4.0 MHz 5.0 MHz	HCMOS multifunction peripheral HCMOS multifunction peripheral		
03	68C9O1B-8	8.0 MHZ	HCMOS multifunction peripheral		

1.2.3 <u>Device class designator</u>. The device class designator shall be a single letter identifying the product assurance level as follows:

# Device class M Vendor self-certification to the requirements for non-JAN class B microcircuits in accordance with 1.2.1 of MIL-STD-883 B or S Certification and qualification to MIL-M-38510 Q or V Certification and qualification to MIL-I-38535

1.2.4 Case outline(s). The case outline(s) shall be as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	<u>Terminals</u>	Package style	
x	GDIP1-T48 or CDIP2-T48	48	Dual-in-line	
Ϋ́	CQCC1-N52	52	Leadless chip carrier	
Ž	CMGA15-P68	68	Pin grid array	<u>1</u> /
U	See figure 1	52	Leaded chip carrier	

1.2.5 <u>Lead finish</u>. The lead finish shall be as specified in MIL-M-38510 for classes M, B, and S or MIL-I-38535 for classes Q and V. Finish letter "X" shall not be marked on the microcircuit or its packaging. The "X" designation is for use in specifications when lead finishes A, B, and C are considered acceptable and interchangeable without preference.

1/ Inactive for new design.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-90864
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL A	SHEET 2

1.3 <u>Absolute maximum ratings</u> . <u>1</u> /			!
Supply voltage range, referenced to ground ( $V_{CC}$ ) Input voltage	0.3 V dc -55°C to 1 55 mW +270°C +170°C		
1.4 Recommended operating conditions.			
Supply voltage range (V <sub>CC</sub> )  High level input voltage range (V <sub>IH</sub> )  Low level input voltage range (V <sub>IL</sub> )  Frequency of operation:  Device type 01  Device type 02  Device type 03  Case operating temperature range (T <sub>C</sub> )	. 2.0 V dc 0.3 V dc . 1.0 MHz t . 1.0 MHz t . 1.0 MHz t	to 0.8 V dc to 4.0 MHz to 5.0 MHz to 8.0 MHz	um
1.5 Digital logic testing for device classes $Q$ and $V$ .			
Fault coverage measurement of manufacturing logic tests (MIL-STD-883, test method 5012)	. XX percent 2/	,	
2. APPLICABLE DOCUMENTS			
2.1 Government specifications, standards, bulletin, and specifications, standards, bulletin, and handbook of the is of Specifications and Standards specified in the solicitati herein.	ssue listea in tha	at issue of the peparement	Of percitor amount
SPECIFICATIONS			
MILITARY			
MIL-M-38510 - Microcircuits, General Specification MIL-I-38535 - Integrated Circuits, Manufacturing,	n for. General Specifica	ation for.	
STANDARDS			
MILITARY			
MIL-STD-480 - Configuration Control-Engineering Ch MIL-STD-883 - Test Methods and Procedures for Micr MIL-STD-1835 - Microcircuit Case Outlines.	hanges, Deviation roelectronics.	s and Waivers.	
BULLETIN			
MILITARY			
MIL-BUL-103 - List of Standardized Military Drawiz	ngs (SMD's).		
1/ Stresses above the absolute maximum rating may cause possimum levels may degrade performance and affect reliance.  2/ Values will be added when they become available.	ermanent damage 1 ability.	:o the device. Extended o	peration at the
STANDARDIZED MILITARY DRAWING	SIZE A		5962-90864
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 3

### HANDBOOK

### MILITARY

MIL-HDBK-780 - Standardized Military Drawings.

(Copies of the specifications, standards, bulletin, and handbook required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity.)

2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence.

### 3 REQUIREMENTS

- 3.1 Item requirements. The individual item requirements for device class M shall be in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices" and as specified herein. The individual item requirements for device classes B and S shall be in accordance with MIL-M-38510 and as specified herein. For device classes B and S, a full electrical characterization table for each device type shall be included in this SMD. The individual item requirements for device classes Q and V shall be in accordance with MIL-I-38535, the device manufacturer's Quality Management (QM) plan, and as specified herein.
- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-M-38510 for device classes M, B, and S and MIL-I-38535 for device classes Q and V and herein.
  - 3.2.1 <u>Case outlines</u>. The case outlines shall be in accordance with 1.2.4 herein and figure 1.
  - 3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 2.
  - 3.2.3 Block diagram. The block diagram shall be as specified on figure 3.
- 3.2.4 <u>Output load circuits and waveforms</u>. The output load circuits and waveforms shall be as specified on figure
- 3.2.5 Radiation exposure circuit. The radiation exposure circuit shall be as specified when available.
- 3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full case operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are defined in table I.
- 3.5 Marking. The part shall be marked with the PIN listed in 1.2 herein. Marking for device class M shall be in accordance with MIL-STD-883 (see 3.1 herein). In addition, the manufacturer's PIN may also be marked as listed in MIL-BUL-103. Marking for device classes B and S shall be in accordance with MIL-M-38510. Marking for device classes Q and V shall be in accordance with MIL-I-38535.
- 3.5.1 <u>Certification/compliance mark</u>. The compliance mark for device class M shall be a "C" as required in MIL-STD-883 (see 3.1 herein). The certification mark for device classes B and S shall be a "J" or "JAN" as required in MIL-M-38510. The certification mark for device classes Q and V shall be a "QML" as required in MIL-I-38535.
- 3.6 <u>Certificate of compliance</u>. For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-BUL-103 (see 6.7.3 herein). For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.7.2 herein). The certificate of compliance submitted to DESC-EC prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device class M, the requirements of MIL-STD-883 (see 3.1 herein), or for device classes Q and V, the requirements of MIL-I-38535 and the requirements herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device class M in MIL-STD-883 (see 3.1 herein) or device classes B and S in MIL-M-38510 or for device classes Q and V in MIL-I-38535 shall be provided with each lot of microcircuits delivered to this drawing.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-90864
DAYTON, OHIO 45444		REVISION LEVEL A	SHEET 4

- 3.8 Notification of change for device class M. For device class M, notification to DESC-EC of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change as defined in MIL-STD-480.
- 3.9 <u>Verification and review for device class M</u>. For device class M, DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
- 3.10 <u>Microcircuit group assignment for device classes M, B, and S</u>. Device classes M, B, and S devices covered by this drawing shall be in microcircuit group number 105 (see MIL-M-38510, appendix E).
- 3.11 <u>Serialization for device class S</u>. All device class S devices shall be serialized in accordance with MIL-M-38510.
  - 4. QUALITY ASSURANCE PROVISIONS
- 4.1 <u>Sampling and inspection</u>. For device class M, sampling and inspection procedures shall be in accordance with section 4 of MIL-M-38510 to the extent specified in MIL-STD-883 (see 3.1 herein). For device classes B and S, sampling and inspection procedures shall be in accordance with MIL-M-38510 and method 5005 of MIL-STD-883, except as modified herein. For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-I-38535 and the device manufacturer's QM plan.
- 4.2 <u>Screening</u>. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. For device classes B and S, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to qualification and quality conformance inspection. For device classes Q and V, screening shall be in accordance with MIL-I-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection.
  - 4.2.1 Additional criteria for device classes M, B, and S.
    - a. Burn-in test, method 1015 of MIL-STD-883.
      - (1) Test condition A, B, C, or D. For device class M, the test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. For device classes B and S, the test circuit shall be submitted to the qualifying activity. For device classes M, B, and S, the test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
      - (2)  $T_{\Delta} = +125$ °C, minimum.
    - b. Interim and final electrical test parameters shall be as specified in table II herein.
  - 4.2.2 Additional criteria for device classes Q and V.
    - a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-I-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-I-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
    - b. Interim and final electrical test parameters shall be as specified in table II herein.
    - c. Additional screening for device class V beyond the requirements of device class Q shall be as specified in appendix B of MIL-I-38535.
  - 4.3 Qualification inspection.
- 4.3.1 Qualification inspection for device classes B and S shall be in accordance with MIL-M-38510. Inspections to be performed shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, and D inspections (see 4.4.1 through 4.4.5).
- 4.3.2 <u>Qualification inspection for device classes Q and V</u>. Qualification inspection for device classes Q and V shall be in accordance with MIL-I-38535. Inspections to be performed shall be those specified in MIL-I-38535 and herein for groups A, B, C, and D inspections (see 4.4.1 through 4.4.5).

STANDARDIZED MILITARY DRAWING	SIZE A		5962-90864
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL A	SHEET 5

TABLE I. Electrical performance characteristics.

Test	Symbol	Conditions  mbol $-55^{\circ}C \leq T_{C} \leq +125^{\circ}C$		Device	Limits		Unit
		$v_{CC} = 5.0 \text{ V } \pm 10\% \frac{1}{}$ unless otherwise specified	subgroups	types	Min	Max	]
Low level input voltage for all inputs 2/	V <sub>IL</sub>	v <sub>cc</sub> = 5.5 v	1, 2, 3	ALL	-0.3	0.8	٧
High level input voltage for all inputs (except XTAL1, XTAL2, CLK)	V <sub>IH1</sub>	v <sub>cc</sub> = 5.5 v			2.0	V <sub>cc</sub> +.3	٧
High level input voltage for (XTAL1, XTAL2, CLK)	v <sub>IH2</sub>	v <sub>cc</sub> = 5.5 v			v <sub>cc</sub> -1.5	V <sub>cc</sub> +.3	V
Low level <u>outpu</u> t voltage (except DTACK)	V <sub>OL</sub>	V <sub>CC</sub> = 4.5 V, I <sub>OL</sub> = 2.0 mA V <sub>IN</sub> = V <sub>IH</sub> min' V <sub>IL</sub> max				0.5	٧
High level <u>outp</u> ut voltage (except DTACK)	V <sub>ОН</sub>	$v_{CC} = 4.5 \text{ V, } I_{OH} = -120 \mu\text{A}$ $v_{IN} = v_{IH min'} \text{ VIL max}$			2.4		٧
Supply current	<sup>I</sup> cc	Outputs open $V_{CC} = 5.5 \text{ V}$	]			10	mA
Input leakage current	IIN	V <sub>IN</sub> = 0 V to 5.5 V			-10	10	μΑ
Three-state input current in float	ILOH	V <sub>OUT</sub> = 2.4 V to V <sub>CC</sub>				10	μA
	I <sub>LOL</sub>	V <sub>OUT</sub> = 0.5 V	1		<u></u>	-10	μΑ
DTACK output source current	Iон	V <sub>OUT</sub> = 2.4 V, V <sub>CC</sub> = 5.5 V				-400	μΑ
DTACK output sink current	I <sub>OL</sub>	V <sub>OUT</sub> = 0.5 V, V <sub>CC</sub> = 5.5 V			5.3		mA
Input capacitance	CIN	Reverse voltage = 0 V,	4	7		10	pF
Output capacitance	C <sub>OUT</sub>	f = 1.0 MHz, T <sub>A</sub> = +25°C see 4.4.1b				10	pF
Functional test		see 4.4.1c V <sub>CC</sub> = 4.5 V, 5.5 V	7, 8				

STANDARDIZED  MILITARY DRAWING  DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-90864
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL A	SHEET 6

TABLE I. <u>Electrical performance characteristics</u> - Continued.

Test		Conditions $-55^{\circ}C \leq T_{c} \leq +125^{\circ}C$	Group A		Lim	its	Unit
	Symbol	$-55^{\circ}C \le T \le +125^{\circ}C$ $V = 5.0 V \pm 10\%                                  $	subgroups	Device types	Min	Max	
CC DCdat. bank		See figure 4	9, 10, 11	01	50		ns
$\overline{\text{CS}}$ , $\overline{\text{DS}}$ width high $\underline{3}$ /	t <sub>1</sub>	V <sub>CC</sub> = 4.5 V and 5.5 V		02	35		1
				03	25		1
R/W, A1-A5 valid to falling CS	t <sub>2</sub>			01	30		ţ
and the sacra co raceing to	-2	İ		02	25		
				03	20		
Data valid prior to DS high	t <sub>3</sub>			01	250 200	<u> </u>	
				02	120		1
		ì	1	03	,,,,		1
CS, TACK valid prior to falling CLK	t <sub>4</sub>			ALL	50		
CIK lov to DTACK lov				01		220	
CLK low to DTACK low	t <sub>5</sub>			02		180	
				03		90	
CS, DS, or IACK high to DTACK high	t <sub>6</sub>			01		60	-
, .,	6			02	<b></b>	55	-
				03		50	╣
CS, DS, or IACK high to DTACK high impedance state 5/	t <sub>7</sub>			ALL		100	
CS, DS, or TACK high to data invalid (write)	t <sub>8</sub>			All	0		
CS, DS, or TACK high to data invalid (read)	<sup>t</sup> 8A			All	0		
CS, DS, or IACK high to data three-state 5/	t <sub>9</sub>			All		50	
CS, DS, or TACK high to R/W, A1-A15 invalid	<sup>t</sup> 10			ALL	0		

STANDARDIZED MILITARY DRAWING	SIZE A		5962-90864
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL A	SHEET 7

TABLE I. <u>Electrical performance characteristics</u> - Continued.

Test	Symbol	Conditions $-55^{\circ}C \leq T_{c} \leq +125^{\circ}C$	Group A	Device	Lim	its	Unit
		$-55^{\circ}\text{C} \le T \le +125^{\circ}\text{C}$ $V_{\text{CC}} = 5.0 \text{ V } \pm 10\% \qquad 1/$ unless otherwise specified	subgroups	types	Min	Max	
		See figure 4	9, 10, 11	01		310	ns
Data valid from CS low <u>3</u> / <u>4</u> /	<sup>t</sup> 11	V <sub>CC</sub> = 4.5 V and 5.5 V		02		260	
				03		180	
Read data valid to DTACK low valid	<sup>t</sup> 12			All	10		
DTACK low to DS, CS, or TACK high	<sup>t</sup> 13			All	10		
IEI low to falling CLK	t <sub>14</sub>			All	50		
				01, 02		180	
IEO valid from CLK low <u>6</u> /	<sup>t</sup> 15			03		120	
Data valid from CLK low	+			01, 02		300	
Data vatio from tex tow	<sup>t</sup> 16			03		180	
IEO invalid from IACK high	t <sub>17</sub>			01, 02		150	-
	-17			03		100	-
DTACK low from CLK high	t <sub>18</sub>			01		180	
-	,,,			02		165	
				03		100	┧
IEO valid from IEI low	<sup>t</sup> 19			ALL		100	1
Data valid from IEI low	_	1	<b> </b>	01, 02		220	]
Data valid from 1E1 low	<sup>t</sup> 20	ļ		03		140	
CLK cycle time <u>5</u> /				01	250	1000	-
our cycle time 21	<sup>t</sup> 21			02	200	1000	
				03	125	1000	4
CLK width low	1			01	110		4
CER WINCH COW	<sup>t</sup> 22			02	90		4
	1			03	55		1

STANDARDIZED MILITARY DRAWING	SIZE A		5962-90864
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL A	SHEET 8

TABLE I. Electrical performance characteristics - Continued.

Test	Symbol	Conditions $-55^{\circ}C \leq T_{C} \leq +125^{\circ}C$	Group A	Device	Limi	ts	Unit
		$-55^{\circ}C \le T \le +125^{\circ}C$ $V_{CC} = 5.0 \text{ V } \pm 10\% \qquad 1/$ unless otherwise specified	subgroups	types	Min	Max	
		See figure 4	9, 10, 11	01	110		ns
CLK width high	<sup>t</sup> 23	V <sub>CC</sub> = 4.5 V and 5.5 V		02	90		
				03	55		
				01	100		
CS, IACK inactive to rising CLK 7/	<sup>t</sup> 24			02	80		
				03	50		
I/O minimum active pulse width	t <sub>25</sub>			ALL	100		
IACK width high	t <sub>26</sub>			All		2 t <sub>CLK</sub>	
	20			01		450	
I/O data val <u>id</u> from <u>C</u> LK. following CST or DST	<sup>t</sup> 27			02		400	
				03		300	
Receiver ready delay from	t <sub>28</sub>			01, 02		600	
rising RC				03		200	
Transmitter ready delay from	t <sub>29</sub>	1		01, 02		600	
rising RC				03		200	
Timer output low from rising edge of CS, DS 8/	<sup>t</sup> 30			01, 02		450 200	1
Timer output valid from	t <sub>31</sub>			ALL		2 t CLK	-
internal time-out 4/5/8/	31					+300	-
Timer CLK low time	t <sub>32</sub>		1	01	110		-
	32			02	90	ļ	-
		4		03	55	<u> </u>	4
Timer CLK high time	t <sub>33</sub>			01	110		-
	33			02	90		-
	<u> </u>			03	55	1000	-
Timer CLK cycle time <u>5</u> /	t <sub>34</sub>			01	250	<del></del>	4
_	34			02	200	1000	-
	1			03	125	1000	

STANDARDIZED MILITARY DRAWING	SIZE A		5962-90864
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 9

TABLE I. <u>Electrical performance characteristics</u> - Continued.

Test		Conditions $-55^{\circ}C \leq T_{C} \leq +125^{\circ}C$	Group A	Device	Limit	:s	Unit	
	Symbol	Symbol $V_{CC} = 5.0 \text{ V } \pm 10\%$ $1/2$ subgroups unless otherwise specified	unless otherwise specified subgroups	mbol $V_{CC} = 5.0 \text{ V } \pm 10\% = \frac{1}{17}$ subgroups unless otherwise specified	types	Min	Max	
		See figure 4	9, 10, 11	01	2.0		μs	
RESET low time	t <sub>35</sub>	V <sub>CC</sub> = 4.5 V and 5.5 V		02	1.6			
				03	1.0			
Delay to falling IRQ from external interrupt, active	<sup>t</sup> 36			01, 02		380	ns	
transmitter	ĺ			03		250		
Transmitter interrupt delay	<sup>t</sup> 37			01, 02		550	]	
falling TC				03		300		
Transmitter underrun error or end of break interrupt delay	t <sub>37A</sub>			01, 02		550	]	
from rising edge of TC				03		300	1	
Receiver buffer full interrupt transmit delay from rising RC	<sup>t</sup> 38			01, 02		800	1	
transmit detay from 115 mg Re	<u> </u>			03		400	1	
Receive error interrupt transmit delay from falling edge of RC	<sup>t</sup> 39			All		800		
Serial in setup time of rising				01	80			
edge of RC (divide by one only)	<sup>t</sup> 40			02	70			
				03	50		4	
Data hold time from rising edge	t <sub>41</sub>			01	350		-	
of RC (divide by one only)	41			02	325		-	
				03	100		-	
Serial output data valid from	t <sub>42</sub>			01		440	-	
falling edge of TC				02		420	}	
				03	500	200	}	
Transmitter CLK low time	t <sub>43</sub>			01 02	450		1	
i				03	250		1	
				03	500	· · · · · · · · · · · · · · · · · · ·	1	
Transmitter CLK high time	t <sub>44</sub>				450		1	
	''			02			-	
				03	250		1	

STANDARDIZED MILITARY DRAWING	SIZE		5962-90864
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL A	SHEET 10

TABLE I. <u>Electrical performance characteristics</u> - Continued.

Test	Symbol	Conditions $-55^{\circ}C \leq T_{c} \leq +125^{\circ}C$	Group A	Device	Limi	ts	Unit
		$-55^{\circ}\text{C} \le T_{\text{C}} \le +125^{\circ}\text{C}$ $V_{\text{CC}} = 5.0 \text{ V} \pm 10\%  1/$ unless otherwise specified	subgroups	types	Min	Max	
		See figure 4	9, 10, 11	01	1000		ns
Transmitter CLK cycle time	<sup>t</sup> 45	V <sub>CC</sub> = 4.5 V and 5.5 V		02	900		
				03	500		
				01	500		
Receiver CLK low time	<sup>t</sup> 46			02	450		
				03	250		
Pagaiven CLV high time				01	500		
Receiver CLK high time	<sup>t</sup> 47			02	450		
				03	250		
Receiver CLK cycle time 5/				01	1000		
Receiver CLK cycle time <u>5</u> /	<sup>t</sup> 48			02	900		
				03	500		
CS, TACK, DS width low	t <sub>49</sub>			All		80 t <sub>CLK</sub>	
Carial autout data valid from	1			01		490	
Serial output data valid from falling edge TC (+16)	<sup>t</sup> 50			02		370	
				03		240	
Cycle time	t <sub>51</sub>			ALL	1000		
Pulse width, E high	t <sub>52</sub>	]			430		
Pulse width, E low	t <sub>53</sub>				450		
Address R/W setup time before E	t <sub>54</sub>	_			80		
CS setup time before E	t <sub>55</sub>				80		
Address hold time	t <sub>56</sub>				10		
CS hold time	t <sub>57</sub>			ĺ	10		

STANDARDIZED MILITARY DRAWING	SIZE		5962-90864
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 11

TABLE I. <u>Electrical performance characteristics</u> - Continued.

Test	Symbol	Conditions $-55^{\circ}C \leq T_{C} \leq +125^{\circ}C$	Group A	Device	Lim	its	Unit
		-55°C ≤ T ≤ $+125$ °C V = $5.0$ V $\pm 10$ % $\frac{1}{2}$ / unless otherwise specified	subgroups	types	Min	Max	
Output data delay (read)	† <sub>58</sub>	See figure 4 V <sub>CC</sub> = 4.5 V and 5.5 V	9, 10, 11	ALL		250	ns
Data hold time	t <sub>59</sub>	· cc	i I		0	100	
Input data setup time (write)	t <sub>60</sub>			ŧ	280		
Data hold time (write)	t <sub>61</sub>				20		
Cycle time	t <sub>62</sub>				800		
Pulse width DS low or R/W high	t <sub>63</sub>				350		
Pulse width DS low or R/W low	t <sub>64</sub>				340		
Pulse width AS, ALE high	t <sub>65</sub>				100		
Delay AS fall to DS rise or ALE fall to R/W fall	<sup>t</sup> 66				30		
Delay DS or R/W rise to AS, ALE	t <sub>67</sub>				30		
$R/\overline{W}$ setup time to $\overline{DS}$	t <sub>68</sub>				100		
R/W hold time to DS	t <sub>69</sub>				10		
Address setup time AS, ALE	t <sub>70</sub>				20		


STANDARDIZED MILITARY DRAWING	SIZE A		5962-90864
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL A	SHEET 12


TABLE I. Electrical performance characteristics - Continued.

Test	Symbol	Conditions -55°C ≤ T <sub>C</sub> ≤ +125°C	Group A	Device	Lim	its	Unit				
		$v_{CC} = 5.0 \text{ V } \pm 10\%  \frac{1}{}$ unless otherwise specified		$V_{CC} = 5.0 \text{ V } \pm 10\%  \frac{1}{1}$ subgroups unless otherwise specified		$v_{CC} = 5.0 \text{ V} \pm 10\%  1/$ subgroups ty unless otherwise specified		types	Min	Max	
Address setup to $\overline{AS}$ , ALE	t <sub>71</sub>	See figure 4 V <sub>CC</sub> = 4.5 V and 5.5 V	9, 10, 11	All	20		ns				
Data setup time to DS or R/W (write)	t <sub>72</sub>				280						
Delay data to $\overline{DS}$ or $R/\overline{W}$ (read)	t <sub>73</sub>					250					
Data hold time to DS or R/W (write)	<sup>t</sup> 74				20						
Data hold time to DS or R/W (read)	t <sub>75</sub>					100					
CE setup time to $\overline{AS}$ , ALE fall	<sup>t</sup> 76				20						
CE hold time to DS, or R/W	t <sub>77</sub>				20						
CLK rise time	t <sub>78</sub>					10					
CLK fall time	t <sub>79</sub>					10					

- 1/ All testing must be performed under the worst case condition unless otherwise specified.
- $\underline{2}$ / For clock inputs  $V_{1L}$  = 0.5 V maximum.
- 3/ Although CS and DTACK are synchronized with the clock, the data out during a read cycle is asynchronous to the clock, recycling only on CS for timing.
- 4/ If the setup time is not met, CS or IACK will not be recognized until the next falling CLK.
- $\frac{5}{t_7}$ ,  $\frac{t_9}{t_7}$ ,  $\frac{t_{31}}{t_{31}}$ ,  $\frac{t_{34}}{t_{45}}$ , and  $\frac{t_{48}}{t_{48}}$  are provided for information purposes only, not for inspection purposes.
- 6/ IEO only goes low if no acknowledgeable interrupt is pending. If IEO goes low, DTACK and the data bus remain three-stated.
- 7/ If the setup time is met (for consecutive cycles), the minimum hold-off time of one clock cycle will be obtained. If not met, the hold-off will be two clock cycles.
- $\underline{8}/\ t_{\text{CLK}}$  refers to the clock applied to the MFP CLK input pin.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-90864
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL A	SHEET 13





Symbol	Millin	eters	Inch	es	
	Min	Max	Min	Max	
A		3.18		.125	
A1	.46	.89	.018	. 035	
b	.33	.76	.014	. 030	
С	.13	.25	.005	.010	
D/E	23.74	24.38	.935	.960	
e	1.27	BCS	.050 BCS		
e1	15.2	4 BCS	.600 BCS		
HD/HE	28.78	29.13	1.133	1.147	
Ļ	.61	1.01	.024	.040	
N	5	2	52	2	
R	. 28	. 86	.011	. 034	
R1	.23		.009		

### NOTES:

- A terminal 1 identification mark shall be located at the index corner in the shaded area shown. Terminal 1 is located immediately adjacent to and counterclockwise from the index corner. Terminal numbers increase in a counterclockwise direction when viewed as shown.
- 2. Generic lead attach dogleg depiction.
- 3. Dimension N: number of terminals.
- 4. Corner shapes (square, notch, radius, etc.)
- 5. The preferred unit of measurement is millimeters. However, this item was designed using inch-pound units of measurements. In case of problems involving conflicts between the metric and inch-pound units, the inch-pound units shall rule.
- 6. Datums X and Y to be determined where center leads exit the body.
- 7. Dimensions b and c include lead finish.

FIGURE 1. Case outline - Continued.

STANDARDIZED MILITARY DRAWING	SIZE		5962-90864
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 15

DESC FORM 193A

JUL 91

	Terminal symbol			
Terminal number		Case outli	nes	
	Х	Y	U	
	_ [			
1	R/W	N <u>C</u>	D6	
2	A1	R/W	<u>D7</u>	
3	A2	A1	IACK	
4	АЗ	A2	DTA <u>CK</u>	
5	A4	АЗ	<u>DS</u>	
6	A5	A4	cs	
7	TC	A5	N <u>C</u>	
8	so	тс	R/W	
9	SI	so	A1	
10	RC	SI	A2	
11	ν <sub>cc</sub>	RC	A3	
12	MPX	V <sub>CC</sub>	A4	
13	TAO	MPX	<b>A</b> 5	
14	тво	NC	TC	
15	тсо	TAO	so	
16	TDO	TBO	SI	
17	XTAL1	тсо	RC	
18	XTAL2	TDO	v <sub>cc</sub>	
19	TAI	XTAL1	MPX	
20	TBI	XTAL2	NC	
21	RESET	NC	TAO	
22	10	TAI	тво	
23	11	TBI	тсо	
24	12	RESET	TDO	
25	13	10	XTAL1	
26	14	11	XTAL2	
ŀ	ļ			

	Terminal symbol			
Terminal number		Case outl	ines	
	х	Υ	u	
27	15	12	NC	
28	16	13	IAT	
29	<u>17</u>	14	TBI	
30	<u>TR</u>	15	RESET	
31	RR	16	10	
32	IRQ	17	11	
33	<u>IEO</u>	<u>NC</u>	15	
34	IEI	<u>TR</u>	13	
35	CLK	RR	14	
36	GND	IRQ	15	
37	DO	<u>IEO</u>	16	
38	D1	IEI	17	
39	D2	CLK	<u>NC</u>	
40	D3	GND	TR	
41	D4	00	<u>RR</u>	
42	D5	D1	<u>IRQ</u>	
43	<b>D</b> 6	D2	<u>IEO</u>	
44	<u>. D7</u>	03	IEI	
45	<u>IACK</u>	04	CLK	
46	DTACK	D5	GND	
47	DS	D6	DO	
48	cs	<u>D7</u>	D1	
49	<b>-</b>	IACK	D2	
50		DTACK	D3	
51		DS	D4	
52		cs	D5	

NC = No connection.

FIGURE 2. Terminal connections.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-90864
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 16

Terminal	Terminal symbol
number	Case outline Z
A2	A5
A3	A4
A4	A2
A5	NC NC
<b>A</b> 6	<u>cs</u>
A7	DTACK
8A	D7
A9	D5
A10	тс
B1	NC NC
B2	A3
B3	A4
84	A <u>1</u>
B5	R/W
B6	<u>NC</u>
B7	DS
В8	IACK
В9	D6
B10	NC NC
B11	NC
C1	SI
C2	so
C10	D4
c11	NC
D1	NC NC
D2	RC
D10	02
D11	D3
E1	NC
E2	VCC
E10	DO
E11	D1
F1	TAO
F2	MPX

Terminal	Terminal symbol
number	Case outline Z
F10	VSS
F11	NC
<b>G1</b>	тсо
G2	<u>TBO</u>
G10	IEI
G11	CLK
Н1	XTAL1
H2	<u>TDO</u>
н10	<u>IRQ</u>
н11	IEO
J1	XTAL2
J2	NC NC
J10	<u>TR</u>
J11	RR
K1	NC
К2	NC
K3	<u>TAI</u>
K4	RESET
K5	11
K6	NC
K7	13
K8	15
K9	17
K10	NC
K11	NC
L2	NC
L3	TBI
L4	10
L5	12
L6	NC
L7	14
L8	16
L9	NC
L10	NC NC

NC = No connection

FIGURE 2. <u>Terminal connections</u> - Continued.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-90864
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL A	SHEET 17





FIGURE 3. Block diagram.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-90864
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 18


OUTPUT LOAD CIRCUIT FOR ALL OUTPUTS EXCEPT DTACK

OUTPUT LOAD CIRCUIT FOR IRO


+2.1 V dc



OUTPUT LOAD CIRCUIT FOR DIACK




# CLOCK INPUT TIMING DIAGRAM



See notes at end of figure.

FIGURE 4. Output load circuits and waveforms.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-90864
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 19





See notes at end of figure.

t 13 -

FIGURE 4. Output load circuits and waveforms - Continued.


STANDARDIZED MILITARY DRAWING	SIZE A		5962-90864
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 20






See notes at end of figure.
FIGURE 4. Output load circuits and waveforms - Continued.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-90864
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL A	SHEET 21









See notes at end of figure.

FIGURE 4. Output load circuits and waveforms - Continued.

STANDARDIZED MILITARY DRAWING	SIZE		5962-90864
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 22




MULTIPLEXED BUS TIMING - WRITE TIMING (WAVEFORM C) (SEE NOTE 5)




See notes at end of figure.

FIGURE 4. Output load circuits and waveforms - Continued.


STANDARDIZED MILITARY DRAWING	SIZE A		5962-90864
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL A	SHEET 23



# PORT TIMING




## RECEIVER TIMING



See notes at end of figure.

FIGURE 4. Output load circuits and waveforms - Continued.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-90864
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL A	SHEET 24



### NOTES:

- $\underline{1}/\underline{c}_L$  = load capacitance and includes\_scope and jig capacitance.
- 2/ CS and IACK must be a function of DS.
- 3/ IEO only goes low if no acknowledgeable interrupt is pending. If IEO goes low, DTACK and the data bus remain in the high impedance state.
- 4/ DTACK will go low at A if specification number 14 is met. Otherwise, DTACK will go low at 8.
- $\frac{5}{2}$ / See notes in 6.5.2
- 6/ Active edge is assumed to be the rising edge.

FIGURE 4. Output load circuits and waveforms - Continued.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-90864
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL A	SHEET 25

TABLE II. Electrical test requirements.

Test requirements	Subgroups (in accordance with MIL-STD-883, method 5005, table I)			Subgroups (in accordance with MIL-I-38535, table III)	
	Device class M	Device class B	Device class S	Device class Q	Device class V
Interim electrical parameters (see 4.2)	1,7,9	1,7,9	1,7,9	1,7,9	1,7,9
Final electrical parameters (see 4.2)	1,2,3,7,8,9 10,11 <u>1</u> /	1,2,3,7,8,9 10,11 <u>1</u> /	1,2,3,7,8,9 10,11 <u>2</u> /	1,2,3,7,8,9 10,11 <u>1</u> /	1,2,3,7,8,9 10,11 <u>2</u> /
Group A test requirements (see 4.4)	1,2,3,4,7,8 9,10,11	1,2,3,4,7,8 9,10,11	1,2,3,4,7,8 9,10,11	1,2,3,4,7,8 9,10,11	1,2,3,4,7,8 9,10,11
Group B end point electrical parameters (see 4.4)			2,8a,10		
Group C end point electrical parameters (see 4.4)	2,8a,10	2,8a,10		2,8a,10	2,8a,10
Group D end point electrical parameters (see 4.4)	2,8a,10	2,8a,10	2,8a,10	2,8a,10	2,8a,10
Group E end point electrical parameters (see 4.4)	1,7,9	1,7,9	1,7,9	1,7,9	1,7,9

<sup>1/</sup> PDA applies to subgroup 1.

4.4 <u>Conformance inspection</u>. Quality conformance inspection for device class M shall be in accordance with MIL-STD-883 (see 3.1 herein) and as specified herein. Quality conformance inspection for device classes B and S shall be in accordance with MIL-M-38510 and as specified herein. Inspections to be performed for device classes M, B, and S shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.5). Technology conformance inspection for classes Q and V shall be in accordance with MIL-I-38535 including groups A, B, C, D, and E inspections and as specified herein except where option 2 of MIL-I-38535 permits alternate in-line control testing.

## 4.4.1 Group A inspection.

- a. Tests shall be as specified in table II herein.
- b. Subgroup 4 (C<sub>IN</sub> and C<sub>OUT</sub> measurements) shall be measured only for initial qualification and after any process or design changes which may affect input or output capacitance. Capacitance shall be measured between the designated terminal and GND at a frequency of 1 MHz. Sample size is 15 devices with no failures, and with all input and output terminals tested.
- c. For device class M, subgroups 7 and 8 tests shall be sufficient to verify the functionality of the device. For device classes B and S, subgroups 7 and 8 tests shall be sufficient to verify the functionality of the device as approved by the qualifying activity. For device classes Q and V, subgroups 7 and 8 shall include verifying the functionality of the device; these tests shall have been fault graded in accordance with MIL-STD-883, test method 5012 (see 1.5 herein).

STANDARDIZED MILITARY DRAWING	SIZE A		5962-90864
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL A	SHEET 26

<sup>2/</sup> PDA applies to subgroups 1 and 7.

- 4.4.2 <u>Group B inspection.</u> The group B inspection end-point electrical parameters shall be as specified in table II herein. For device class S steady-state life tests, the test circuit shall be submitted to the qualifying activity.
- 4.4.3 Group C inspection. The group C inspection end-point electrical parameters shall be as specified in table II herein.
- 4.4.3.1 Additional criteria for device classes M and B. Steady-state life test conditions, method 1005 of MIL-STD-883:
  - a. Test condition A, B, C, or D. For device class M, the test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. For device class B, the test circuit shall be submitted to the qualifying activity. For device classes M and B, the test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005.
  - b.  $T_A = +125$ °C, minimum.
  - c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.
- 4.4.3.2 Additional criteria for device classes Q and V. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-I-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-I-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005.
- 4.4.4 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table II herein.
- 4.4.5 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein). RHA levels for device classes B, S, Q, and V shall be M, D, R, and H and for device class M shall be M and D.
  - a. End-point electrical parameters shall be as specified in table II herein.
  - b. For device classes M, B, and S, the devices shall be subjected to radiation hardness assured tests as specified in MIL-M-38510 for the RHA level being tested. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-I-38535 for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at  $T_A$  = +25°C ±5°C, after exposure, to the subgroups specified in table II herein.
  - c. When specified in the purchase order or contract, a copy of the RHA delta limits shall be supplied.
  - 5. PACKAGING
- 5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-M-3851D for device classes M, B, and S and MIL-I-38535 for device classes Q and V.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-90864
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL A	SHEET 27

## 6. NOTES

- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
  - 6.1.2 <u>Substitutability</u>. Device classes B and Q devices will replace device class M devices.
- 6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-481 using DD Form 1693, Engineering Change Proposal (Short Form).
- 6.3 <u>Record of users</u>. Military and industrial users shall inform Defense Electronics Supply Center when a system application requires configuration control and which SMD's are applicable to that system. DESC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DESC-EC, telephone (513) 296-6047.
- 6.4 <u>Comments</u>. Comments on this drawing should be directed to DESC-EC, Dayton, Ohio 45444, or telephone (513) 296-5377.
  - 6.5 Symbols, definitions, and functional descriptions.

## 6.5.1 Pin Descriptions

### Pin name

### Descriptions

- CS Chip Select (input, active low). CS is used to select the device for accesses to the internal registers. CS and IACK must not be asserted at the same time.
- DS Data Strobe (input, active low). DS is used as part of the chip select and interrupt acknowledge functions.
- R/W Read/Write (input). R/W is the signal from the bus master indicating whether the current bus cycle is a Read (high) or Write (low) cycle.
- DTACK Data Transfer Acknowledge (output, active low, tri-stateable). DTACK is used to signal the bus master that the data is ready, or that data has been accepted by the device.
- A1-A5 Address Bus (input). The address bus is used to address one of the internal registers during a read or write cycle.
- DO-D7 Data Bus (bi-directions, tri-stateable). The data bus is used to receive data from or transmit data to one of the internal registers during a read or write cycle. It is also used to pass a vector during an interrupt acknowledge cycle.
- CLK Clock (input). This input is used to provide the internal timing for the device.
- RESET Device reset (input, active low). Reset disables the USART receiver and transmitter, stops all timers and forces the time outputs low, disables all interrupt channels and clears any pending interrupts. The General Purpose Interrupt I/O lines will be placed in the tri-stated input mode. All internal registers (except the timer, USART data registers, and transmit status register) will be cleared.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-90864
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL A	SHEET 28

DESC FORM 193A

JUL 91

Pin name Descriptions

- IRQ Interrupt Request (output, active low, open drain) IRQ is asserted when the device is requesting an interrupt. IRQ is negated during an interrupt acknowledge cycle or by clearing the pending interrupt(s) through software.
- IACK Interrupt Acknowledge (input, active low). IACK is used to signal the device that the CPU is acknowledge an interrupt. CS and IACK must not be asserted at the same time.
- IEI Interrupt Enable in (input, active low). IEI is used to signal the device that no higher priority device is requesting interrupt service.
- IEO Interrupt Enable Out (output, active low). IEO is used to signal lower priority peripherals that neither the device nor another higher priority peripheral is requesting interrupt service.
- IO-I7 General Purpose Interrupt I. O. lines. These lines may be used as interrupt inputs and/or I/O lines. When used as interrupt inputs, their active edge is programmable. A data direction register is used to define which lines are to be Hi-Z inputs and which lines are to be push-pull TTL compatible outputs.
- SO Serial Output. This is the output of the USART transmitter. This output is configured by the TSR register.
- SI Serial Input. This is the input to the USART receiver.
- RC Receiver Clock. This input controls the serial bit rate of the USART receiver.
- TC Transmitter Clock. This input controls the serial bit rate of the USART transmitter.
- RR Receiver Ready (output, active low). DMA output for the receiver, which reflects the same status of Buffer Full in port number 16.
- TR Transmitter Ready (output, active low). DMA output for transmitter, which reflects the status of Buffer Full in port number 16.
- TAO,TBO Timer Outputs. Each of the four times has an output which can produce a square wave. The TCO, TDO output will change states each timer cycle; thus one full period of the timer out signal is equal to two time cycles. TAO and TBO can be reset (logic "O") by a write to TACR and TBCR respectively.
- XTAL1, Time Clock Inputs. A crystal can be connected between XTAL1 and XTAL2, or XTAL1 can be driven with

  XTAL2 EXTERNAL clock. When driving XTAL1 with EXTERNAL clock, XTAL2 must be allowed to float. When using a
  crystal, external capacitors are required. All chip accesses are independent of the timer clock.
- TAI, TBI Timer A, B Inputs. Used when running the timers in the event count or the pulse width measurements mode. The interrupt channels associated with 14 and 13 are used for TAI and TBI respectively. Thus, when running a timer in the pulse width measurement mode, 14 or 13 can be used for I/O only.
- MPX This signal selected the data bus mode:

MPX = 0: nonmultiplex mode

MPX = 1 : multiplex mode

The register select lines RS1-RS55 and the data bus DO-D7 are multiplexed. An address strobe must be connected to the CLK pin.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-90864
		REVISION LEVEL A	SHEET 29

### 6.5.2 Definitions

Waveform name		Waveform type
Waveform	A	6800 Interface timing
Waveform	В	Motorola Bus timing
Waveform	С	Intel Bus timing

6.6 One part - one part number system. The one part - one part number system described below has been developed to allow for transitions between identical generic devices covered by the four major microcircuit requirements documents (MIL-M-38510, MIL-H-38534, MIL-I-38535, and 1.2.1 of MIL-STD-883) without the necessity for the generation of unique PIN's. The four military requirements documents represent different class levels, and previously when a device manufacturer upgraded military product from one class level to another, the benefits of the upgraded product were unavailable to the Original Equipment Manufacturer (OEM), that was contractually locked into the original unique PIN. By establishing a one part number system covering all four documents, the OEM can acquire to the highest class level available for a given generic device to meet system needs without modifying the original contract parts selection criteria.

Military documentation format	Example PIN under new system	Manufacturing source listing	Document <u>listing</u>
New MIL-M-38510 Military Detail Specifications (in the SMD format)	5962-XXXXXZZ(B or S)YY	QPL-38510 (Part 1 or 2)	MIL-BUL-103
New MIL-H-38534 Standardized Military Drawings	5962-XXXXXZZ(H or K)YY	QML-38534	MIL-BUL-103
New MIL-I-38535 Standardized Military Drawings	5962-XXXXXZZ(Q or V)YY	QML-38535	MIL-BUL-103
New 1.2.1 of MIL-STD-883 Standardized Military Drawings	5962-XXXXXZZ(M)YY	MIL-BUL-103	MIL-BUL-103

# 6.7 Sources of supply.

- 6.7.1 <u>Sources of supply for device classes B and S</u>. Sources of supply for device classes B and S are listed in QPL-38510.
- 6.7.2 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DESC-EC and have agreed to this drawing.
- 6.7.3 Approved sources of supply for device class M. Approved sources of supply for class M are listed in MIL-BUL-103. The vendors listed in MIL-BUL-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DESC-EC.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-90864
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL A	SHEET 30