

REVISIONS


| LTR | DESCRIPTION                                                      | DATE (YR-MO-DA) | APPROVED           |
|-----|------------------------------------------------------------------|-----------------|--------------------|
| A   | Add RHA criteria and limits. Editorial changes throughout – jak. | 99-05-06        | Monica L. Poelking |

|                                                                                                                            |    |    |    |                                      |  |   |   |                                                                                                              |                    |   |            |   |   |   |    |    |    |    |    |   |
|----------------------------------------------------------------------------------------------------------------------------|----|----|----|--------------------------------------|--|---|---|--------------------------------------------------------------------------------------------------------------|--------------------|---|------------|---|---|---|----|----|----|----|----|---|
| REV                                                                                                                        |    |    |    |                                      |  |   |   |                                                                                                              |                    |   |            |   |   |   |    |    |    |    |    |   |
| SHEET                                                                                                                      |    |    |    |                                      |  |   |   |                                                                                                              |                    |   |            |   |   |   |    |    |    |    |    |   |
| REV                                                                                                                        | A  | A  | A  |                                      |  |   |   |                                                                                                              |                    |   |            |   |   |   |    |    |    |    |    |   |
| SHEET                                                                                                                      | 15 | 16 | 17 |                                      |  |   |   |                                                                                                              |                    |   |            |   |   |   |    |    |    |    |    |   |
| REV STATUS<br>OF SHEETS                                                                                                    |    |    |    | REV                                  |  | A | A | A                                                                                                            | A                  | A | A          | A | A | A | A  | A  | A  | A  | A  | A |
|                                                                                                                            |    |    |    | SHEET                                |  | 1 | 2 | 3                                                                                                            | 4                  | 5 | 6          | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 |   |
| PMIC N/A                                                                                                                   |    |    |    | PREPARED BY<br>Joseph A. Kerby       |  |   |   | DEFENSE SUPPLY CENTER COLUMBUS<br>COLUMBUS, OHIO 43216                                                       |                    |   |            |   |   |   |    |    |    |    |    |   |
| STANDARD<br>MICROCIRCUIT<br>DRAWING                                                                                        |    |    |    | CHECKED BY<br>Charles F. Saffle, Jr. |  |   |   |                                                                                                              |                    |   |            |   |   |   |    |    |    |    |    |   |
| THIS DRAWING IS AVAILABLE<br>FOR USE BY ALL<br>DEPARTMENTS<br>AND AGENCIES OF THE<br>DEPARTMENT OF DEFENSE<br><br>AMSC N/A |    |    |    | APPROVED BY<br>Monica L. Poelking    |  |   |   | MICROCIRCUITS, DIGITAL, ADVANCED<br>CMOS, QUAD 2-PORT REGISTER, TTL<br>COMPATIBLE INPUTS, MONOLITHIC SILICON |                    |   |            |   |   |   |    |    |    |    |    |   |
|                                                                                                                            |    |    |    | DRAWING APPROVAL DATE<br>92-03-18    |  |   |   |                                                                                                              |                    |   |            |   |   |   |    |    |    |    |    |   |
|                                                                                                                            |    |    |    | REVISION LEVEL<br>A                  |  |   |   | SIZE                                                                                                         | CAGE CODE<br>67268 |   | 5962-90934 |   |   |   |    |    |    |    |    |   |
|                                                                                                                            |    |    |    |                                      |  |   |   | SHEET                                                                                                        | 1 OF 17            |   |            |   |   |   |    |    |    |    |    |   |

## 1. SCOPE

1.1 Scope. This drawing documents two product assurance class levels consisting of high reliability (device classes Q and M) and space application (device class V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN.

1.2 PIN. The PIN is as shown in the following example.



1.2.1 RHA designator. Device classes Q and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. Device class M RHA marked devices meet the MIL-PRF-38535, appendix A specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.

1.2.2 Device type(s). The device type(s) identify the circuit function as follows:

| <u>Device type</u> | <u>Generic number</u> | <u>Circuit function</u>                     |
|--------------------|-----------------------|---------------------------------------------|
| 01                 | 54ACT399              | Quad 2-port register, TTL compatible inputs |

1.2.3 Device class designator. The device class designator is a single letter identifying the product assurance level as listed below.

| <u>Device class</u> | <u>Device requirements documentation</u>                                                                                                                  |
|---------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------|
| M                   | Vendor self-certification to the requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A |
| Q or V              | Certification and qualification to MIL-PRF-38535                                                                                                          |

1.2.4 Case outline(s). The case outline(s) are as designated in MIL-STD-1835 and as follows:

| <u>Outline letter</u> | <u>Descriptive designator</u> | <u>Terminals</u> | <u>Package style</u>         |
|-----------------------|-------------------------------|------------------|------------------------------|
| E                     | GDIP1-T16 or CDIP2-T16        | 16               | Dual-in-line                 |
| F                     | GDFP2-F16 or CDFP3-F16        | 16               | Flat pack                    |
| 2                     | CQCC1-N20                     | 20               | Square leadless chip carrier |

1.2.5 Lead finish. The lead finish is as specified in MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

|                                                                                                 |           |                     |            |
|-------------------------------------------------------------------------------------------------|-----------|---------------------|------------|
| STANDARD<br>MICROCIRCUIT DRAWING<br>DEFENSE SUPPLY CENTER COLUMBUS<br>COLUMBUS, OHIO 43216-5000 | SIZE<br>A |                     | 5962-90934 |
|                                                                                                 |           | REVISION LEVEL<br>A | SHEET<br>2 |

### 1.3 Absolute maximum ratings. 1/ 2/ 3/

|                                                        |                                  |
|--------------------------------------------------------|----------------------------------|
| Supply voltage range ( $V_{CC}$ )                      | -0.5 V dc to +7.0 V dc           |
| DC input voltage range ( $V_{IN}$ )                    | -0.5 V dc to $V_{CC} + 0.5$ V dc |
| DC output voltage range ( $V_{OUT}$ )                  | -0.5 V dc to $V_{CC} + 0.5$ V dc |
| DC input diode current ( $I_{IK}$ )                    | $\pm 20$ mA                      |
| DC output diode current (per pin) ( $I_{OK}$ )         | $\pm 20$ mA                      |
| DC output current (per pin) ( $I_{OUT}$ )              | $\pm 50$ mA                      |
| DC $V_{CC}$ or GND current                             | $\pm 200$ mA                     |
| Maximum power dissipation ( $P_D$ )                    | 500 mW                           |
| Storage temperature range ( $T_{STG}$ )                | -65°C to +150°C                  |
| Lead temperature (soldering, 10 seconds)               | +300°C                           |
| Thermal resistance, junction-to-case ( $\theta_{JC}$ ) | See MIL-STD-1835                 |
| Junction temperature ( $T_J$ )                         | +175°C 4/                        |

### 1.4 Recommended operating conditions. 2/ 3/

|                                                       |                        |
|-------------------------------------------------------|------------------------|
| Supply voltage range ( $V_{CC}$ )                     | +4.5 V dc to +5.5 V dc |
| Input voltage range ( $V_{IN}$ )                      | +0.0 V dc to $V_{CC}$  |
| Output voltage range ( $V_{OUT}$ )                    | +0.0 V dc to $V_{CC}$  |
| Case operating temperature range ( $T_C$ )            | -55°C to +125°C        |
| Input rise or fall times ( $V_{CC} = 4.5$ V to 5.5 V) | 0 to 8 ns/V            |

### 1.5 Radiation features:

Maximum total dose available (dose rate = 50 to 300 rads(Si)/s)  
(MIL-STD-883, method 1019, condition A, followed by extended room temperature anneal;  
effective dose rate  $\leq 165$  mrad(Si)/s)..... 100 krad(Si)

- 1/ Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.
- 2/ Unless otherwise noted, all voltages are referenced to GND.
- 3/ The limits for the parameters specified herein shall apply over the full specified  $V_{CC}$  range and case temperature range of -55°C to +125°C.
- 4/ Maximum junction temperature shall not be exceeded except for allowable short duration burn-in screening conditions in accordance with method 5004 of MIL-STD-883.

|                                                                                                 |           |                     |            |
|-------------------------------------------------------------------------------------------------|-----------|---------------------|------------|
| STANDARD<br>MICROCIRCUIT DRAWING<br>DEFENSE SUPPLY CENTER COLUMBUS<br>COLUMBUS, OHIO 43216-5000 | SIZE<br>A |                     | 5962-90934 |
|                                                                                                 |           | REVISION LEVEL<br>A | SHEET<br>3 |

## 2. APPLICABLE DOCUMENTS

2.1 Government specification, standards, and handbooks. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those listed in the issue of the Department of Defense Index of Specifications and Standards (DoDISS) and supplement thereto, cited in the solicitation.

### SPECIFICATION

#### DEPARTMENT OF DEFENSE

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

### STANDARDS

#### DEPARTMENT OF DEFENSE

MIL-STD-883 - Test Method Standard Microcircuits.  
MIL-STD-973 - Configuration Management.  
MIL-STD-1835 - Interface Standard For Microcircuit Case Outlines.

### HANDBOOKS

#### DEPARTMENT OF DEFENSE

MIL-HDBK-103 - List of Standard Microcircuit Drawings (SMD's).  
MIL-HDBK-780 - Standard Microcircuit Drawings.

(Unless otherwise indicated, copies of the specification, standards, and handbooks are available from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 Non-Government publications. The following document(s) form a part of this document to the extent specified herein. Unless otherwise specified, the issues of the documents which are DOD adopted are those listed in the issue of the DODISS cited in the solicitation. Unless otherwise specified, the issues of documents not listed in the DODISS are the issues of the documents cited in the solicitation.

#### ELECTRONIC INDUSTRIES ASSOCIATION (EIA)

JEDEC Standard No. 20 - Standardized for Description of 54/74ACXXXX and 54/74ACTXXXX Advanced High-Speed CMOS Devices.

(Applications for copies should be addressed to the Electronics Industries Association, 2001 Eye Street, NW, Washington, DC 20006.)

(Non-Government standards and other publications are normally available from the organizations that prepare or distribute the documents. These documents may also be available in or through libraries or other informational services.)

2.3 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

|                                                                                                 |           |                     |            |
|-------------------------------------------------------------------------------------------------|-----------|---------------------|------------|
| STANDARD<br>MICROCIRCUIT DRAWING<br>DEFENSE SUPPLY CENTER COLUMBUS<br>COLUMBUS, OHIO 43216-5000 | SIZE<br>A |                     | 5962-90934 |
|                                                                                                 |           | REVISION LEVEL<br>A | SHEET<br>4 |

### 3. REQUIREMENTS

3.1 Item requirements. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for device class M shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein.

3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and V or MIL-PRF-38535, appendix A and herein for device class M.

3.2.1 Case outlines. The case outlines shall be in accordance with 1.2.4 herein.

3.2.2 Terminal connections. The terminal connections shall be as specified on figure 1.

3.2.3 Truth table. The truth table shall be as specified on figure 2.

3.2.4 Logic diagram. The logic diagram shall be as specified on figure 3.

3.2.5 Switching waveforms and test circuit. The switching waveforms and test circuit shall be as specified on figure 4.

3.2.6 Radiation exposure circuit. The radiation exposure circuit shall be as specified when available.

3.3 Electrical performance characteristics and postirradiation parameter limits. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full case operating temperature range.

3.4 Electrical test requirements. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are defined in table I.

3.5 Marking. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked as listed in MIL-HDBK-103. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535. Marking for device class M shall be in accordance with MIL-PRF-38535, appendix A.

3.5.1 Certification/compliance mark. The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-PRF-38535. The compliance mark for device class M shall be a "C" as required in MIL-PRF-38535, appendix A.

3.6 Certificate of compliance. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6.2 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and herein or for device class M, the requirements of MIL-PRF-38535, appendix A and herein.

3.7 Certificate of conformance. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 or for device class M in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.

3.8 Notification of change for device class M. For device class M, notification to DSCC-VA of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change as defined in MIL-STD-973.

|                                                                                                 |           |                     |            |
|-------------------------------------------------------------------------------------------------|-----------|---------------------|------------|
| STANDARD<br>MICROCIRCUIT DRAWING<br>DEFENSE SUPPLY CENTER COLUMBUS<br>COLUMBUS, OHIO 43216-5000 | SIZE<br>A |                     | 5962-90934 |
|                                                                                                 |           | REVISION LEVEL<br>A | SHEET<br>5 |

3.9 Verification and review for device class M. For device class M, DSCC, DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

3.10 Microcircuit group assignment for device class M. Device class M devices covered by this drawing shall be in microcircuit group number 40 (see MIL-PRF-38535, appendix A).

#### 4. QUALITY ASSURANCE PROVISIONS

4.1 Sampling and inspection. For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. For device class M, sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.

4.2 Screening. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection.

##### 4.2.1 Additional criteria for device class M.

a. Burn-in test, method 1015 of MIL-STD-883.

(1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.

(2)  $T_A = +125^{\circ}\text{C}$ , minimum.

b. Interim and final electrical test parameters shall be as specified in table II herein.

##### 4.2.2 Additional criteria for device classes Q and V.

a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015 of MIL-STD-883.

b. Interim and final electrical test parameters shall be as specified in table II herein.

c. Additional screening for device class V beyond the requirements of device class Q shall be as specified in MIL-PRF-38535, appendix B.

4.3 Qualification inspection for device classes Q and V. Qualification inspection for device classes Q and V shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

|                                                                                                 |           |                     |            |
|-------------------------------------------------------------------------------------------------|-----------|---------------------|------------|
| STANDARD<br>MICROCIRCUIT DRAWING<br>DEFENSE SUPPLY CENTER COLUMBUS<br>COLUMBUS, OHIO 43216-5000 | SIZE<br>A |                     | 5962-90934 |
|                                                                                                 |           | REVISION LEVEL<br>A | SHEET<br>6 |

Table I. Electrical performance characteristics.

| Test and MIL-STD-883 test method <u>1/</u> | Symbol                       | Test conditions <u>2/3/</u><br>-55°C ≤ T <sub>C</sub> ≤ +125°C<br>+4.5 V ≤ V <sub>CC</sub> ≤ +5.5 V<br>Unless otherwise specified | Device type and Device class | V <sub>CC</sub> | Group A subgroups | Limits <u>4/</u> |      | Unit |
|--------------------------------------------|------------------------------|-----------------------------------------------------------------------------------------------------------------------------------|------------------------------|-----------------|-------------------|------------------|------|------|
|                                            |                              |                                                                                                                                   |                              |                 |                   | Min              | Max  |      |
| Positive input clamp voltage<br>3022       | V <sub>IC+</sub>             | For input under test, I <sub>IN</sub> = 1.0 mA                                                                                    | All V                        | 0.0 V           | 1                 | 0.4              | 1.5  | V    |
| Negative input clamp voltage<br>3022       | V <sub>IC-</sub>             | For input under test, I <sub>IN</sub> = -1.0 mA                                                                                   | All V                        | Open            | 1                 | -0.4             | -1.5 | V    |
| High level input voltage                   | V <sub>IH</sub><br><u>5/</u> |                                                                                                                                   | All<br>All                   | 4.5 V           | 1, 2, 3           | 2.0              |      | V    |
|                                            |                              |                                                                                                                                   | All<br>All                   | 5.5 V           | 1, 2, 3           | 2.0              |      |      |
| Low level input voltage                    | V <sub>IL</sub><br><u>5/</u> |                                                                                                                                   | All<br>All                   | 4.5 V           | 1, 2, 3           |                  | 0.8  | V    |
|                                            |                              |                                                                                                                                   | All<br>All                   | 5.5 V           | 1, 2, 3           |                  | 0.8  |      |
| High level output voltage<br>3006          | V <sub>OH</sub><br><u>6/</u> | V <sub>IN</sub> = 2.0 V or 0.8 V                                                                                                  | All<br>All                   | 4.5 V           | 1, 2, 3           | 4.4              |      | V    |
|                                            |                              | I <sub>OH</sub> = -50 μA                                                                                                          | All<br>All                   | 5.5 V           | 1, 2, 3           | 5.4              |      |      |
|                                            |                              | V <sub>IN</sub> = 2.0 V or 0.8 V                                                                                                  | All<br>All                   | 4.5 V           | 1, 2, 3           | 3.7              |      |      |
|                                            |                              | I <sub>OH</sub> = -24 mA                                                                                                          | All<br>All                   | 5.5 V           | 1, 2, 3           | 4.7              |      |      |
|                                            |                              | V <sub>IN</sub> = 2.0 V or 0.8 V<br>I <sub>OH</sub> = -50 mA                                                                      | All<br>All                   | 5.5 V           | 1, 2, 3           | 3.85             |      |      |
| Low level output voltage<br>3007           | V <sub>OL</sub><br><u>6/</u> | V <sub>IN</sub> = 2.0 V or 0.8 V                                                                                                  | All<br>All                   | 4.5 V           | 1, 2, 3           |                  | 0.1  | V    |
|                                            |                              | I <sub>OL</sub> = 50 μA                                                                                                           | All<br>All                   | 5.5 V           | 1, 2, 3           |                  | 0.1  |      |
|                                            |                              | V <sub>IN</sub> = 2.0 V or 0.8 V                                                                                                  | All<br>All                   | 4.5 V           | 1, 2, 3           |                  | 0.5  |      |
|                                            |                              | I <sub>OL</sub> = 24 mA                                                                                                           | All<br>All                   | 5.5 V           | 1, 2, 3           |                  | 0.5  |      |
|                                            |                              | V <sub>IN</sub> = 2.0 V or 0.8 V<br>I <sub>OL</sub> = 50 mA                                                                       | All<br>All                   | 5.5 V           | 1, 2, 3           |                  | 1.65 |      |
| Input leakage current high<br>3010         | I <sub>IH</sub>              | V <sub>IN</sub> = 5.5 V                                                                                                           | All<br>All                   | 5.5 V           | 1, 2, 3           |                  | 1.0  | μA   |
| Input leakage current low<br>3009          | I <sub>IL</sub>              | V <sub>IN</sub> = 0.0 V                                                                                                           | All<br>All                   | 5.5 V           | 1, 2, 3           |                  | -1.0 | μA   |

See footnotes at end of table.

STANDARD  
MICROCIRCUIT DRAWING  
DEFENSE SUPPLY CENTER COLUMBUS  
COLUMBUS, OHIO 43216-5000

SIZE  
A

REVISION LEVEL  
A

5962-90934

SHEET  
7

Table I. Electrical performance characteristics - Continued.

| Test and MIL-STD-883 test method <u>1/</u>            | Symbol                       | Test conditions <u>2/3/</u><br>-55°C ≤ T <sub>C</sub> ≤ +125°C<br>+4.5 V ≤ V <sub>CC</sub> ≤ +5.5 V<br>Unless otherwise specified       | Device type and Device class | V <sub>CC</sub> | Group A subgroups | Limits <u>4/</u> |       | Unit |
|-------------------------------------------------------|------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------|------------------------------|-----------------|-------------------|------------------|-------|------|
|                                                       |                              |                                                                                                                                         |                              |                 |                   | Min              | Max   |      |
| Quiescent supply current delta, TTL input levels 3005 | $\Delta I_{CC}$<br><u>7/</u> | For input under test,<br>V <sub>IN</sub> = V <sub>CC</sub> - 2.1 V<br>For all other inputs,<br>V <sub>IN</sub> = V <sub>CC</sub> or GND | All<br>All                   | 5.5 V           | 1, 2, 3           |                  | 1.6   | mA   |
|                                                       |                              |                                                                                                                                         | M,D                          | 5.5 V           | 1                 |                  | 1.6   |      |
|                                                       |                              |                                                                                                                                         | P,L,R                        | 5.5 V           | 1                 |                  | 3.5   |      |
| Quiescent supply current, outputs high 3005           | I <sub>OCH</sub>             | V <sub>IN</sub> = V <sub>CC</sub> or GND<br>I <sub>OUT</sub> = 0.0 A                                                                    | All<br>All                   | 5.5 V           | 1, 2, 3           |                  | 80.0  | μA   |
|                                                       |                              |                                                                                                                                         | M                            | 5.5 V           | 1                 |                  | 300.0 |      |
|                                                       |                              |                                                                                                                                         | D                            |                 |                   |                  | 1.0   |      |
|                                                       |                              |                                                                                                                                         | P,L,R                        |                 |                   |                  | 3.5   |      |
| Quiescent supply current, outputs low 3005            | I <sub>OCL</sub>             | V <sub>IN</sub> = V <sub>CC</sub> or GND<br>I <sub>OUT</sub> = 0.0 A                                                                    | All<br>All                   | 5.5 V           | 1, 2, 3           |                  | 80.0  | μA   |
|                                                       |                              |                                                                                                                                         | M                            | 5.5 V           | 1                 |                  | 300.0 |      |
|                                                       |                              |                                                                                                                                         | D                            |                 |                   |                  | 1.0   |      |
|                                                       |                              |                                                                                                                                         | P,L,R                        |                 |                   |                  | 3.5   |      |
| Input capacitance 3012                                | C <sub>IN</sub>              | See 4.4.1c<br>T <sub>C</sub> = +25°C                                                                                                    | All<br>All                   | GND             | 4                 |                  | 10.0  | pF   |
| Power dissipation capacitance                         | C <sub>PD</sub><br><u>8/</u> | See 4.4.1c<br>T <sub>C</sub> = +25°C, f = 1 MHz                                                                                         | All<br>All                   | 5.0 V           | 4                 |                  | 40.0  | pF   |
| Functional tests 3014                                 | <u>9/</u>                    | See 4.4.1b<br>V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub><br>Verify output V <sub>OUT</sub>                                    | All<br>All                   | 4.5 V           | 7, 8              | L                | H     |      |
|                                                       |                              |                                                                                                                                         |                              | 5.5 V           | 7, 8              | L                | H     |      |
| Propagation delay time, CP to Qn, 3003                | t <sub>PHL</sub>             | C <sub>L</sub> = 50 pF<br>R <sub>L</sub> = 500Ω<br>See figure 4                                                                         | All                          | 4.5 V           | 9                 | 1.0              | 9.0   | ns   |
|                                                       | t <sub>PLH</sub>             |                                                                                                                                         | All                          |                 |                   |                  |       |      |
|                                                       | <u>10/</u>                   |                                                                                                                                         | All<br>All                   |                 | 10, 11            | 1.0              | 10.0  |      |

See footnotes at end of table.

STANDARD  
MICROCIRCUIT DRAWING  
DEFENSE SUPPLY CENTER COLUMBUS  
COLUMBUS, OHIO 43216-5000

SIZE  
A

REVISION LEVEL  
A

5962-90934

SHEET  
8

Table I. Electrical performance characteristics - Continued.

| Test and MIL-STD-883 test method <u>1/</u> | Symbol                         | Test conditions <u>2/,3/</u><br>-55°C ≤ T <sub>C</sub> ≤ +125°C<br>+4.5 V ≤ V <sub>CC</sub> ≤ +5.5 V<br>unless otherwise specified | Device type and Device class | V <sub>CC</sub> | Group A subgroups | Limits <u>4/</u> |     | Unit |
|--------------------------------------------|--------------------------------|------------------------------------------------------------------------------------------------------------------------------------|------------------------------|-----------------|-------------------|------------------|-----|------|
|                                            |                                |                                                                                                                                    |                              |                 |                   | Min              | Max |      |
| Clock pulse width, high or low             | t <sub>w1</sub><br><u>11/</u>  | C <sub>L</sub> = 50 pF, R <sub>L</sub> = 500Ω<br>See figure 4                                                                      | All<br>All                   | 4.5 V           | 9, 10, 11         | 5.0              |     | ns   |
| Input setup time, Imn to CP, High or low   | t <sub>s1</sub><br><u>11/</u>  | C <sub>L</sub> = 50 pF, R <sub>L</sub> = 500Ω<br>See figure 4                                                                      | All<br>All                   | 4.5 V           | 9                 | 3.0              |     | ns   |
|                                            |                                |                                                                                                                                    | All<br>All                   |                 | 10, 11            | 3.5              |     |      |
| Input hold time, Imn to CP, high or low    | t <sub>h1</sub><br><u>11/</u>  | C <sub>L</sub> = 50 pF, R <sub>L</sub> = 500Ω<br>See figure 4                                                                      | All<br>All                   | 4.5 V           | 9, 10, 11         | 3.0              |     | ns   |
| Input setup time S to CP, high or low      | t <sub>s2</sub><br><u>11/</u>  | C <sub>L</sub> = 50 pF, R <sub>L</sub> = 500Ω<br>See figure 4                                                                      | All<br>All                   | 4.5 V           | 9                 | 5.0              |     | ns   |
|                                            |                                |                                                                                                                                    | All<br>All                   |                 | 10, 11            | 6.0              |     |      |
| Input hold time, S to CP, high or low      | t <sub>h2</sub><br><u>11/</u>  | C <sub>L</sub> = 50 pF, R <sub>L</sub> = 500Ω<br>See figure 4                                                                      | All<br>All                   | 4.5 V           | 9                 | 2.0              |     | ns   |
|                                            |                                |                                                                                                                                    | All<br>All                   |                 | 10, 11            | 2.5              |     |      |
| Maximum clock frequency                    | f <sub>MAX</sub><br><u>11/</u> | C <sub>L</sub> = 50 pF, R <sub>L</sub> = 500Ω<br>See figure 4                                                                      | All<br>All                   | 4.5 V           | 9                 | 95               |     | MHz  |
|                                            |                                |                                                                                                                                    | All<br>All                   |                 | 10, 11            | 90               |     |      |

1/ For tests not listed in the referenced MIL-STD-883, (e.g. ΔI<sub>CC</sub>), utilize the general test procedure under the conditions listed herein.

2/ Each input/output, as applicable, shall be tested at the specified temperature, for the specified limits, to the tests in table I herein. Output terminals not designated shall be high level logic, low level logic, or open, except as follows:

- V<sub>IC</sub> (pos) tests, the GND terminal can be open. T<sub>C</sub> = +25°C.
- V<sub>IC</sub> (neg) tests, the V<sub>CC</sub> terminal shall be open. T<sub>C</sub> = +25°C.
- All I<sub>CC</sub> tests, the output terminal shall be open. When performing these tests, the current meter shall be placed in the circuit such that all current flows through the meter.

Additional detailed information on qualified devices (i.e. pin for pin conditions and testing sequence) is available from the qualifying activity (DSCC-VQC) upon request.

3/ Pre and Post irradiation values are identical unless otherwise specified in table I.

4/ For negative and positive voltage and current values, the sign designates the potential difference in reference to GND and the direction of current flow, respectively; and the absolute value of the magnitude, not the sign, is relative to the minimum and maximum limits, as applicable, listed herein. All devices shall meet or exceed the limits specified in table I, as applicable, at 4.5 V ≤ V<sub>CC</sub> ≤ 5.5 V.

5/ The V<sub>IH</sub> and V<sub>IL</sub> tests are not required if applied as forcing functions for V<sub>OH</sub> and V<sub>OL</sub> tests.

STANDARD  
MICROCIRCUIT DRAWING  
DEFENSE SUPPLY CENTER COLUMBUS  
COLUMBUS, OHIO 43216-5000

SIZE  
A

5962-90934

REVISION LEVEL  
A

SHEET  
9

Table I. Electrical performance characteristics - Continued.

- 6/ The  $V_{OH}$  and  $V_{OL}$  tests shall be tested at  $V_{CC} = 4.5$  V. The  $V_{OH}$  and  $V_{OL}$  tests are guaranteed, if not tested, for  $V_{CC} = 5.5$  V. Limits shown apply to operation at  $V_{CC} = 5.0$  V  $\pm 0.5$  V. Transmission driving tests are performed at  $V_{CC} = 5.5$  V with a 2 ms duration maximum. Transmission driving tests may be performed using  $V_{IN} = V_{CC}$  or GND. When  $V_{IN} = V_{CC}$  or GND is used, the test is guaranteed for  $V_{IN} = 2.0$  V or 0.8 V.
- 7/ This test may be performed either one input at a time (preferred method) or with all input pins simultaneously at  $V_{IN} = V_{CC} - 2.1$  V (alternate method). Classes Q and V shall use the preferred method. When the test is performed using the alternate test method, the maximum limit is equal to the number of inputs at a high TTL input level times 1.6 mA; and the preferred method and limits are guaranteed.
- 8/ Power dissipation capacitance ( $C_{PD}$ ) determines the no load dynamic power consumption,  $P_D = (C_{PD} + C_L) (V_{CC} \times V_{CC})f + (I_{CC} \times V_{CC}) + (n \times d \times \Delta I_{CC} \times V_{CC})$ . The dynamic current consumption,  $I_S = (C_{PD} + C_L) V_{CC}f + I_{CC} + n \times d \times \Delta I_{CC}$ . For both  $P_D$  and  $I_S$ :  $n$  is the number of device inputs at TTL levels,  $f$  is the frequency of the input signal,  $d$  is the duty cycle of the input signal, and  $C_L$  is the external output load capacitance.
- 9/ Tests shall be performed in sequence, attributes data only. Functional tests shall include the truth table and other logic patterns used for fault detection. The test vectors used to verify the truth table shall, at a minimum, test all functions of each input and output. All possible input to output logic patterns per function shall be guaranteed, if not tested, to the truth table in figure 2 herein. Functional tests shall be performed in sequence as approved by the qualifying activity on qualified devices.  $H \geq 2.5$  V,  $L < 2.5$  V; high inputs = 2.4 V and low inputs = 0.4 V. The input voltage levels have the allowable tolerances in accordance with MIL-STD-883 already incorporated.
- 10/ AC limits at  $V_{CC} = 5.5$  V are equal to the limits at  $V_{CC} = 4.5$  V and guaranteed by testing at  $V_{CC} = 4.5$  V. Minimum ac limits for  $V_{CC} = 5.5$  V are 1.0 ns and guaranteed by guardbanding the  $V_{CC} = 4.5$  V minimum limits to 1.5 ns. For propagation delay tests, all paths must be tested.
- 11/ This parameter shall be guaranteed, if not tested, to the limits in table I, herein.

|                                                                                                 |           |                     |             |
|-------------------------------------------------------------------------------------------------|-----------|---------------------|-------------|
| STANDARD<br>MICROCIRCUIT DRAWING<br>DEFENSE SUPPLY CENTER COLUMBUS<br>COLUMBUS, OHIO 43216-5000 | SIZE<br>A |                     | 5962-90934  |
|                                                                                                 |           | REVISION LEVEL<br>A | SHEET<br>10 |

|                 |                 |                 |
|-----------------|-----------------|-----------------|
| Device type     | 01              |                 |
| Case outlines   | E, F            | 2               |
| Terminal number | Terminal symbol |                 |
| 1               | S               | NC              |
| 2               | Q <sub>a</sub>  | S               |
| 3               | I <sub>0a</sub> | Q <sub>a</sub>  |
| 4               | I <sub>1a</sub> | I <sub>0a</sub> |
| 5               | I <sub>1b</sub> | I <sub>1a</sub> |
| 6               | I <sub>0b</sub> | NC              |
| 7               | Q <sub>b</sub>  | I <sub>1b</sub> |
| 8               | GND             | I <sub>0b</sub> |
| 9               | CP              | Q <sub>b</sub>  |
| 10              | Q <sub>c</sub>  | GND             |
| 11              | I <sub>0c</sub> | NC              |
| 12              | I <sub>1c</sub> | CP              |
| 13              | I <sub>1d</sub> | Q <sub>c</sub>  |
| 14              | I <sub>0d</sub> | I <sub>0c</sub> |
| 15              | Q <sub>d</sub>  | I <sub>1c</sub> |
| 16              | V <sub>CC</sub> | NC              |
| 17              | ---             | I <sub>1d</sub> |
| 18              | ---             | I <sub>0d</sub> |
| 19              | ---             | Q <sub>d</sub>  |
| 20              | ---             | V <sub>CC</sub> |

NC = no connection

| Terminal descriptions                      |                             |
|--------------------------------------------|-----------------------------|
| Terminal symbol                            | Description                 |
| S                                          | Common Select Input         |
| CP                                         | Clock Pulse Input           |
| I <sub>mn</sub> (m = 0 or 1), (n = a to d) | Data Inputs                 |
| Q <sub>n</sub> (n = a to d)                | Data Outputs (noninverting) |

FIGURE 1. Terminal connections.

|                                                                                                 |           |                     |             |
|-------------------------------------------------------------------------------------------------|-----------|---------------------|-------------|
| STANDARD<br>MICROCIRCUIT DRAWING<br>DEFENSE SUPPLY CENTER COLUMBUS<br>COLUMBUS, OHIO 43216-5000 | SIZE<br>A |                     | 5962-90934  |
|                                                                                                 |           | REVISION LEVEL<br>A | SHEET<br>11 |

| Inputs |                 |                 |                                                                                   | Outputs        |
|--------|-----------------|-----------------|-----------------------------------------------------------------------------------|----------------|
| S      | I <sub>0n</sub> | I <sub>1n</sub> | CP                                                                                | Q <sub>n</sub> |
| L      | L               | X               |  | L              |
| L      | H               | X               |  | H              |
| H      | X               | L               |  | L              |
| H      | X               | H               |  | H              |

H = High voltage level  
 L = Low voltage level  
 X = Irrelevant  
 = LOW-to-HIGH Clock Transition

FIGURE 2. Truth table.




FIGURE 3. Logic diagram.

STANDARD  
 MICROCIRCUIT DRAWING  
 DEFENSE SUPPLY CENTER COLUMBUS  
 COLUMBUS, OHIO 43216-5000

SIZE  
 A

5962-90934

REVISION LEVEL  
 A

SHEET  
 12




FIGURE 4. Switching waveforms and test circuit.



STANDARD  
MICROCIRCUIT DRAWING  
DEFENSE SUPPLY CENTER COLUMBUS  
COLUMBUS, OHIO 43216-5000

SIZE  
A

5962-90934

REVISION LEVEL  
A

SHEET  
13



**NOTES:**

1.  $C_L = 50 \text{ pF}$  minimum or equivalent (includes test jig and probe capacitance).
2.  $R_T = 50\Omega$  or equivalent,  $R_L = 500\Omega$  or equivalent.
3. Input signal from pulse generator:  $V_{IN} = 0.0 \text{ V}$  to  $3.0 \text{ V}$ ;  $\text{PRR} \leq 10 \text{ MHz}$ ;  $t_r \leq 3.0 \text{ ns}$ ;  $t_f \leq 3.0 \text{ ns}$ ;  $t_r$  and  $t_f$  shall be measured from  $0.3 \text{ V}$  to  $2.7 \text{ V}$  and from  $2.7 \text{ V}$  to  $0.3 \text{ V}$ , respectively; duty cycle = 50 percent.
4. Timing parameters shall be tested at a minimum input frequency of 1 MHz.
5. The outputs are measured one at a time with one transition per measurement.

FIGURE 4. Switching waveforms and test circuit - Continued.

STANDARD  
MICROCIRCUIT DRAWING  
DEFENSE SUPPLY CENTER COLUMBUS  
COLUMBUS, OHIO 43216-5000

SIZE  
A

5962-90934

REVISION LEVEL  
A

SHEET  
14

4.3.1 Electrostatic discharge sensitivity qualification inspection. Electrostatic discharge sensitivity (ESDS) testing shall be performed in accordance with MIL-STD-883, method 3015. ESDS testing shall be measured only for initial qualification and after process or design changes which may affect ESDS classification.

4.4 Conformance inspection. Technology conformance inspection for classes Q and V shall be in accordance with MIL-PRF-38535 including groups A, B, C, D, and E inspections and as specified herein except where option 2 of MIL-PRF-38535 permits alternate in-line control testing. Quality conformance inspection for device class M shall be in accordance with MIL-PRF-38535, appendix A and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

TABLE II. Electrical test requirements.

| Test requirements                                    | Subgroups<br>(in accordance with<br>MIL-STD-883,<br>method 5005, table I) | Subgroups<br>(in accordance with<br>MIL-PRF-38535, table III) |                                       |
|------------------------------------------------------|---------------------------------------------------------------------------|---------------------------------------------------------------|---------------------------------------|
|                                                      | Device<br>class M                                                         | Device<br>class Q                                             | Device<br>class V                     |
| Interim electrical<br>parameters (see 4.2)           | ---                                                                       | ---                                                           | 1                                     |
| Final electrical<br>parameters (see 4.2)             | <u>1/</u> 1, 2, 3, 7,<br>8, 9                                             | <u>1/</u> 1, 2, 3, 7,<br>8, 9, 10, 11                         | <u>2/</u> 1, 2, 3, 7,<br>8, 9, 10, 11 |
| Group A test<br>requirements (see 4.4)               | 1, 2, 3, 4, 7,<br>8, 9, 10, 11                                            | 1, 2, 3, 4, 7,<br>8, 9, 10, 11                                | 1, 2, 3, 4, 7,<br>8, 9, 10, 11        |
| Group C end-point electrical<br>parameters (see 4.4) | 1, 2, 3                                                                   | 1, 2, 3                                                       | 1, 2, 3, 7, 8,<br>9, 10, 11           |
| Group D end-point electrical<br>parameters (see 4.4) | 1, 2, 3                                                                   | 1, 2, 3                                                       | 1, 2, 3                               |
| Group E end-point electrical<br>parameters (see 4.4) | 1, 7, 9                                                                   | 1, 7, 9                                                       | 1, 7, 9                               |

1/ PDA applies to subgroup 1.

2/ PDA applies to subgroups 1 and 7.

#### 4.4.1 Group A inspection

- Tests shall be as specified in table II herein.
- For device class M, subgroups 7 and 8 tests shall be sufficient to verify the truth table in figure 2 herein. The test vectors used to verify the truth table shall, at a minimum, test all functions of each input and output. All possible input to output logic patterns per function shall be guaranteed, if not tested, to the truth table in figure 2, herein. For device classes Q and V, subgroups 7 and 8 shall include verifying the functionality of the device.
- $C_{IN}$  and  $C_{PD}$  shall be measured only for initial qualification and after process or design changes which may affect capacitance.  $C_{IN}$  shall be measured between the designated terminal and GND at a frequency of 1 MHz.  $C_{PD}$  shall be tested in accordance with the latest revision of JEDEC Standard No. 20 and table I herein. For  $C_{IN}$  and  $C_{PD}$ , test all applicable pins on five devices with zero failures.

|                                                                                                 |           |                     |             |
|-------------------------------------------------------------------------------------------------|-----------|---------------------|-------------|
| STANDARD<br>MICROCIRCUIT DRAWING<br>DEFENSE SUPPLY CENTER COLUMBUS<br>COLUMBUS, OHIO 43216-5000 | SIZE<br>A |                     | 5962-90934  |
|                                                                                                 |           | REVISION LEVEL<br>A | SHEET<br>15 |

4.4.2 Group C inspection. The group C inspection end-point electrical parameters shall be as specified in table II herein.

4.4.2.1 Additional criteria for device class M. Steady-state life test conditions, method 1005 of MIL-STD-883:

- a. Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.
- b.  $T_A = +125^{\circ}\text{C}$ , minimum.
- c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

4.4.2.2 Additional criteria for device classes Q and V. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.

4.4.3 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table II herein.

4.4.4 Group E inspection. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein).

- a. End-point electrical parameters shall be as specified in table II herein.
- b. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RHA level being tested. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535, appendix A for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at  $T_A = +25^{\circ}\text{C} \pm 5^{\circ}\text{C}$ , after exposure, to the subgroups specified in table II herein.
- c. When specified in the purchase order or contract, a copy of the RHA delta limits shall be supplied.
- d. RHA tests for device class M for levels M, D, P, L, R, F, G and H shall be performed through each level to determine at what levels the devices meet the RHA requirements. These RHA tests shall be performed for initial qualification and after design or process changes which may effect the RHA performance of the device.
- e. Prior to irradiation, each selected sample shall be assembled in its qualified package. It shall pass the specified group A electrical parameters in table I for subgroups specified in table II herein.

4.4.4.1 Total dose irradiation testing. Total dose irradiation testing shall be performed in accordance with MIL-STD-883, method 1019, condition A followed by extended room temperature anneal and as specified herein:

Prior to and during total dose irradiation characterization and testing, the devices for characterization shall be biased so that 50 percent are at inputs high and 50 percent are at inputs low, and the devices for testing shall be biased to the worst case condition established during characterization. Devices shall be biased as follows:

1. Inputs tested high,  $V_{CC} = 5.5 \text{ V dc} + 5\%$ ,  $R_{CC} = 10\Omega \pm 20\%$ ,  $V_{IN} = 5.0 \text{ V dc} + 5\%$ ,  $R_{IN} = 1 \text{ k}\Omega \pm 20\%$ , and all outputs are open.
2. Inputs tested low,  $V_{CC} = 5.5 \text{ V dc} + 5\%$ ,  $R_{CC} = 10\Omega \pm 20\%$ ,  $V_{IN} = 0.0 \text{ V dc}$ ,  $R_{IN} = 1 \text{ k}\Omega \pm 20\%$ , and all outputs are open.

4.4.4.1.1 Accelerated aging test. Accelerated aging shall be performed on class M, Q, and V devices requiring an RHA level greater than 5K rads (Si). The post-anneal end point electrical parameter limits shall be as specified in table I herein and shall be the preirradiation end point electrical limit at  $+25^{\circ}\text{C} \pm 5^{\circ}\text{C}$ . Testing shall be performed at initial qualification and after any design or process changes which may effect the RHA response of the device.

|                                                                                                 |           |                     |             |
|-------------------------------------------------------------------------------------------------|-----------|---------------------|-------------|
| STANDARD<br>MICROCIRCUIT DRAWING<br>DEFENSE SUPPLY CENTER COLUMBUS<br>COLUMBUS, OHIO 43216-5000 | SIZE<br>A |                     | 5962-90934  |
|                                                                                                 |           | REVISION LEVEL<br>A | SHEET<br>16 |

4.5 Methods of inspection. Methods of inspection shall be specified as follows:

4.5.1 Voltage and current. Unless otherwise specified, all voltages given are referenced to the microcircuit GND terminal. Currents given are conventional current and positive when flowing into the referenced terminal.

## 5. PACKAGING

5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

## 6. NOTES

6.1 Intended use. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.

6.1.1 Replaceability. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.

6.1.2 Substitutability. Device class Q devices will replace device class M devices.

6.2 Configuration control of SMD's. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-973 using DD Form 1692, Engineering Change Proposal.

6.3 Record of users. Military and industrial users should inform Defense Supply Center Columbus when a system application requires configuration control and which SMD's are applicable to that system. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0525.

6.4 Comments. Comments on this drawing should be directed to DSCC-VA , Columbus, Ohio 43216-5000, or telephone (614) 692-0674.

6.5 Abbreviations, symbols, and definitions. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and MIL-HDBK-1331.

6.6 Sources of supply.

6.6.1 Sources of supply for device classes Q and V. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DSCC-VA and have agreed to this drawing.

6.6.2 Approved sources of supply for device class M. Approved sources of supply for class M are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DSCC-VA.

|                                                                                                 |           |                     |             |
|-------------------------------------------------------------------------------------------------|-----------|---------------------|-------------|
| STANDARD<br>MICROCIRCUIT DRAWING<br>DEFENSE SUPPLY CENTER COLUMBUS<br>COLUMBUS, OHIO 43216-5000 | SIZE<br>A |                     | 5962-90934  |
|                                                                                                 |           | REVISION LEVEL<br>A | SHEET<br>17 |

## STANDARD MICROCIRCUIT DRAWING SOURCE APPROVAL BULLETIN

DATE: 99-05-06

Approved sources of supply for SMD 5962-90934 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535.

| Standard microcircuit drawing<br>PIN 1/ | Vendor<br>CAGE<br>number | Vendor<br>Similar<br>PIN 2/ |
|-----------------------------------------|--------------------------|-----------------------------|
| 5962-9093401QEA                         | 27014                    | 54ACT399DMQB                |
| 5962-9093401QFA                         | 27014                    | 54ACT399FMQB                |
| 5962-9093401Q2A                         | 27014                    | 54ACT399LMQB                |
| 5962R9093401QEA                         | 27014                    | 54ACT399DMQB-RH             |
| 5962R9093401QFA                         | 27014                    | 54ACT399FMQB-RH             |
| 5962R9093401Q2A                         | 27014                    | 54ACT399LMQB-RH             |
| 5962R9093401VEA                         | 27014                    | 54ACT399JRQMLV              |
| 5962R9093401VFA                         | 27014                    | 54ACT399WRQMLV              |
| 5962R9093401V2A                         | 27014                    | 54ACT399ERQMLV              |

1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the Vendor to determine its availability.

2/ Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE  
number

27014

Vendor name  
and address

National Semiconductor  
2900 Semiconductor Drive  
P.O. Box 58090  
Santa Clara, CA 95052-8090  
Point of contact: 5 Foden Road  
South Portland, ME 04106

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.