									REVIS	SIONS										
LTR					-	DESC	RIPTIO	ON					D	ATE (YR-MO-	-DA)		APP	ROVE	D
A		l 20 ndor				arts. cawn					Ado	đ	95-	-11-2	29		М.	Α.	Frye	
REV	I		,			I											<u> </u>	I		
SHEET																				
REV	Α	Α	Α	Α	Α	A	A	Α	Α											
SHEET	45			1	ŧ				_ ^ :	Α	Α	Α	Α					<u> </u>		
	15	16	17	18	19	20	21	22	23	A 24	A 25	A 26	A 27							
REV STATU	S	16	17	18 RE	<u> </u>	20	 	 		\vdash				Α	Α	Α	A	Α	Α	Α
	S	16	17	RE	<u> </u>	20	21	22	23	24	25	26	27	A 8	A 9	A 10	A 11	A 12	A 13	A 14
REV STATU	S	16	17	RE' SHI PRE	√ 	D BY	21 A	22 A	23 A	24 A	25 A 5	26 A 6	27 A 7	8 ECTR	9 ONICS	10 S SUP	11 PLY 0	12	13	
PMIC N/A STAI	S NDA DCIR	RD		RE' SHI PRE Je	EET PAREI	D BY ling	21 A	22 A	23 A	24 A 4	25 A 5 DI	26 A 6	27 A 7 SE ELL DA	8 ECTR	9 ONICS I, OHIO	10 S SUP O 454	11 PLY 0	12 CENTE	13 R	
PMIC N/A STAI MICRO DRA THIS DRAWI FOR L	NDA OCIR AWII	RD CUI NG	т	RE'SHI	PAREI eff Bow CCKED ff Bowl	D BY ling BY ing	21 A 1	22 A	23 A	24 A 4 MIC 256	25 A 5 DI	26 A 6 IRCU	27 A 7 SE ELI DA	8 ECTR YTON	9 ONICS I, OHIO	10 S SUP O 454	PLY C	12 CENTE	13 R	14
PMIC N/A STAI MICRO DRA THIS DRAWI FOR L	NDA OCIR AWIN NG IS A JSE BY JRTMEI	RD CUI NG AVAILA ALL NTS OF TH	T .BLE	RE'SHI	PROVEICHAEL	D BY ling BY ing D BY A. Frye	21 A 1	22 A 2	23 A	A 4 MIC 256 MC	25 A 5 DI CROC SK X 4	26 A 6 IRCU STATHIC	27 A 7 SE ELI DA	8 ECTRIYTON EMOR	9 ONICS I, OHIO	10 S SUP O 454 IGITA	11 PLY C	12 MOS,	13 R	14 (AM),

DESC FORM 193
JUL 94
DISTRIBUTION STATEMENT A. Approved for public release; distribution is unlimited.

5962-E083-96

SHEET


1

OF

27

1. SCOPE

- 1.1 <u>Scope</u>. This drawing forms a part of a one part one part number documentation system (see 6.6 herein). Two product assurance classes consisting of military high reliability (device classes Q, and M) and space application (device class and V), and a choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). Device class M microcircuits represent non-JAN class B microcircuits in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices". When available, a choice of radiation hardness assurance (RHA) levels are reflected in the PIN.
- 1.2 PIN. The PIN shall be as shown in the following example:



- 1.2.1 <u>Radiation hardness assurance (RHA) designator</u>. Device classes M RHA marked devices shall meet the MIL-I-38535 appendix A specified RHA levels and shall be marked with the appropriate RHA designator. Device classes Q and V RHA marked device shall meet the MIL-I-38535 specified RHA levels and shall be marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.
- 1.2.2 <u>Device type(s)</u>. The device type(s) shall identify the circuit function as follows:

Device type	Generic number 1/	<u>Circuit function</u>	Data retention	Access time
01		256K x 4 SRAM	Yes	45 ns
02		256K x 4 SRAM	No	45 ns
03		256K x 4 SRAM	Yes	35 ns
04		256K x 4 SRAM	No	35 ns
05		256K x 4 SRAM	Yes	25 ns
06		256K x 4 SRAM	No	25 ns
07		256K x 4 SRAM	Yes	20 ns
08		256K x 4 SRAM	No	20 ns
09		256K x 4 SRAM	Yes	15 ns
10		256K x 4 SRAM	No	15 ns

1.2.3 <u>Device class designator</u>. The device class designator shall be a single letter identifying the product assurance level as follows:

Device class	Device requirements documentation
М	Vendor self certification to the requirements for non-JAN class B microcircuits in accordance with 1.2.1 of MIL-STD-883
Q or V	Certification and qualification to MIL-I-38535

1.2.4 <u>Case outline(s)</u>. The case outline(s) shall be as designated in MIL-STD-1835 and as follows:

Outline letter	<u>Descriptive designator</u>	<u>Terminals</u>	<u>Package style</u>
X	See figure 1	28	dual-in-line
Y	See figure 1	28	SOJ package
Z	CDCC1-N28	28	dual leadless chip carrier
U	CDFP1-F32	32	flat pack
T	See figure 1	32	rectangular leadless chip carrier
M	See figure 1	32	SOJ pckage

1/ Generic numbers are listed on the Standard Microcircuit Drawing Source Approval Bulletin at the end of this document and will also be listed in MIL-BUL-103 (see 6.7.3 herein).

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-91612
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	9	REVISION LEVEL A	SHEET 2

1.2.5 Lead finish. The lead finish shall be as specified in MIL-STD-883 (see 3.1 herein) for class M or MIL-1-38535 for classes Q and V. Finish letter "X" shall not be marked on the microcircuit or its packaging. The "X" designation is for use in specifications when lead finishes A, B, and C are considered acceptable and interchangeable without preference. 1.3 Absolute maximum ratings. 1/ 2/ -0.5 V dc to +7.0 V dc DC input voltage range (VIN)-------0.5 V dc to V_{CC}+0.5 V dc 3/ DC output voltage range (\dot{V}_{OUT})- - - - - - - --0.5 V dc to V_{CC}+0.5 V dc 3/ -65°C to +150°C ·· Storage temperature range -Maximum power dissipation (P_D)- - - - - - - -1.0 U Lead temperature (soldering, 10 seconds) - - - - -+260°C 15°C/W 4/ 18°C/W 4/ Cases Z and U- - - - - - - - - - - - - - - -See MIL-STD-1835 Output voltage applied in high Z state - - - - --0.5 V dc to V_{CC} +0.5 V dc Maximum power dissipation, (PD) - - - - - - - -1.0 W Maximum junction temperature (T_J) - - - - - - - -+150°C 5/ 1.4 Recommended operating conditions. Supply voltage range (V_{CC}) ------4.5 V dc minimum to 5.5 V dc maximum Supply voltage range (VSS) 0.0 V dc High level input voltage range (V_{IH}) - - - - - Low level input voltage range (V_{IL}) - - - - - -2.2 V dc to V_{CC} + 0.5 V dc -0.5 V dc to 0.8 V dc Case operating temperature range (T_C) - - - - --55°C to +125°C 1.5 Logic testing for device classes Q or V. Fault coverage measurement of manufacturing logic tests (MIL-STD-883, test method 5012) - - - -6/ percent 2. APPLICABLE DOCUMENTS 2.1 <u>Government specification, standards, bulletin, and handbook</u>. Unless otherwise specified, the following specification, standards, bulletin, and handbook of the issue listed in that issue of the Department of Defense Index of Specifications and Standards specified in the solicitation, form a part of this drawing to the extent specified herein. SPECIFICATION MILITARY MIL-I-38535 - Integrated Circuits, Manufacturing, General Specification for STANDARDS MILITARY MIL-STD-883 Test Methods and Procedures for Microelectronics. - Configuration Management. MIL-STD-973 MIL-STD-1835 - Microcircuit Case Outlines. 1/ Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability. All voltages referenced to V_{SS} (V_{SS} = ground) unless otherwise specified. Negative undershoots to a minimum of -3.0 V are allowed with a maximum of 20 ns pulse width. When the thermal resistance for this case is specified in MIL-STD-1835, that value shall supersede the value indicated herein. 5/ Maximum junction temperature shall not be exceeded except for allowable short duration burn-in screening conditions in accordance with method 5004 of MIL-STD-883. When a QML source exists, a value shall be provided. SIZE **STANDARD** 5962-91612 Α MICROCIRCUIT DRAWING **DEFENSE ELECTRONICS SUPPLY CENTER REVISION LEVEL** SHEET DAYTON, OHIO 45444 Α 3

BULLETIN

MILITARY

MIL-BUL-103

- List of Standard Microcircuit Drawings (SMD's).

HANDBOOK

MILITARY

MIL-HDBK-780

Standardized Military Drawings

(Copies of the specification, standards, bulletin, and handbook required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity.)

2.2 <u>Non-Government publications</u>. The following documents form a part of this document to the extent specified herein. Unless otherwise specified, the issues of the documents which are DoD adopted are those listed in the issue of the DODISS cited in the solicitation. Unless otherwise specified, the issues of documents not listed in the DODISS are the issues of the documents cited in the solicitation.

ELECTRONICS INDUSTRIES ASSOCIATION (EIA)

JEDEC Standard No. 17 - A Standardized Test Procedure for the Characterization of LATCH-UP in CMOS Integrated Circuits.

(Applications for copies should be addressed to the Electronics Industries Association, 2001 Pennsylvania Street, N.W., Washington, DC 20006.)

AMERICAN SOCIETY FOR TESTING AND MATERIALS (ASTM)

ASTM Standard F1192-88 - Standard Guide for the Measurement of Single Event Phenomena from Heavy Ion Irradiation of Semiconductor Devices.

(Applications for copies of ASTM publications should be addressed to the American Society for Testing and Materials, 1916 Race Street, Philadelphia, Pennsylvania 19103).

(Non-Government standards and other publications are normally available from the organizations that prepare or distribute the documents. These documents also may be available in or through libraries or other informational services.)

2.3 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence.

3. REQUIREMENTS

- 3.1 <u>Item requirements</u>. The individual item requirements for device class M shall be in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices" and as specified herein. The individual item requirements for device classes Q and V shall be in accordance with MIL-I-38535, the device manufacturer's Quality Management (QM) plan, and as specified herein.
- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-STD-883 (see 3.1 herein) for device class M and MIL-I-38535 for device classes Q and V and herein.
 - 3.2.1 <u>Case outline(s)</u>. The case outline(s) shall be in accordance with 1.2.4 herein and figure 1.
 - 3.2.2 <u>Ierminal connections</u>. The terminal connections shall be as specified on figure 2.
 - 3.2.3 <u>Truth table</u>. The truth table shall be as specified on figure 3.
- 3.2.4 <u>Radiation exposure circuit</u>. The radiation exposure circuit will be provided when RHA product becomes available.

STANDARD
MICROCIRCUIT DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE

A

SP62-91612

REVISION LEVEL
A

4

- 3.2.5 <u>Functional tests</u>. Various functional tests used to test this device are contained in the appendix. If the test patterns cannot be implemented due to test equipment limitations, alternate test patterns to accomplish the same results shall be allowed. For device class M, alternate test patterns shall be maintained under document revision level control by the manufacturer and shall be made available to the preparing or acquiring activity upon request. For device classes Q and V alternate test patterns shall be under the control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-I-38535 and shall be made available to the preparing or acquiring activity upon request.
- 3.2.6 <u>Die overcoat</u>. Polyimide and silicone coatings are allowable as an overcoat on the die for alpha particle protection only. Each coated microcircuit inspection lot (see inspection lot as defined in MIL-I-38535) shall be subjected to and pass the internal moisture content test at 5000 ppm (see method 1018 of MIL-STD-883). The frequency of the internal water vapor testing shall not be decreased unless approved by the preparing activity for class M. The TRB will ascertain the requirements as provided by MIL-I-38535 for classes Q and V. Samples may be pulled any time after seal.
- 3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full case operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table IIA. The electrical tests for each subgroup are defined in table I.
- 3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. Marking for device class M shall be in accordance with MIL-STD-883 (see 3.1 herein). In addition, the manufacturer's PIN may also be marked as listed in MIL-BUL-103. Marking for device classes Q and V shall be in accordance with MIL-I-38535.
- 3.5.1 <u>Certification/compliance mark</u>. The compliance mark for device class M shall be a "C" as required in MIL-STD-883 (see 3.1 herein). The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-I-38535.
- 3.6 <u>Certificate of compliance</u>. For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-BUL-103 (see 6.7.2 herein). For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.7.1 herein). The certificate of compliance submitted to DESC-EC prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device class M, the requirements of MIL-STD-883 (see 3.1 herein), or for device classes Q and V, the requirements of MIL-I-38535 and the requirements herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device class M in MIL-STD-883 (see 3.1 herein) or for device classes Q and V in MIL-I-38535 shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 Notification of change for device class M. For device class M, notification to DESC-EC of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change as defined in MIL-STD-973.
- 3.9 <u>Verification and review for device class M</u>. For device class M, DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
- 3.10 <u>Microcircuit group assignment for device class M</u>. Device class M devices covered by this drawing shall be in microcircuit group number 41 (see MIL-1-38535, appendix A).
 - 4. QUALITY ASSURANCE PROVISIONS
- 4.1 <u>Sampling and inspection</u>. For device class M, sampling and inspection procedures shall be in accordance with MIL-STD-883 (see 3.1 herein). For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-I-38535 and the device manufacturer's QM plan.
- 4.2 <u>Screening</u>. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. For device classes Q and V, screening shall be in accordance with MIL-1-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection.

STANDARD
MICROCIRCUIT DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE

A

SIZE

A

SP62-91612

REVISION LEVEL
A

5

SHEET
A

5

TABLE	1.	Flectrical	nerformance	characteristics
INDLL	1.	LICUITUAL	per rormance	cnaracteristics.

		TABLE 1. Litecti feat bei formar	ice characte	ristics.			
Test	Symbol	-55°C \(T_C \(\) +125°C V_SS = 0 V; 4.5 V \(\) V_CC \(\) 5.5 V	Group A subgroups	Device types	Min	imits	Unit
High level input _current	IIH	V _{CC} = 5.5 V, V _{IN} = 5.5 V	1, 2, 3	ALL		10	μА
Low level input current	IIL	V _{CC} = 5.5 V, V _{IN} = 0.0 V	1, 2, 3	ALL	-10		μА
High impedance output leakage current	LOZH	$V_{CC} = 5.5 \text{ V}, V_{O} = 5.5 \text{ V}$ $V_{IL} = 0.0 \text{ V}, V_{IH} = 5.0 \text{ V}$ $V_{IH} \le OE \le V_{CC}$	1, 2, 3	All		10	μΑ
	IOZL	V _{CC} = 5.5 V, V _O = 0.0 V V _{IL} = <u>0.</u> 0 V, V _{IH} = 5.0 V V _{IH} < OE < V _{CC}	1, 2, 3		-10		
Output high voltage	v _{OH}	I _{OH} = -4.0 mA, V _{CC} = 4.5 V V _{IH} = 2.2 V, V _{IL} = 0.8 V	1, 2, 3	All	2.4		v
Output low voltage	V _{OL}	I _{OL} = 8.0 mA, V _{CC} = 4.5 V V _{IH} = 2.2 V, V _{IL} = 0.8 V	1, 2, 3	ALL		0.4	v
Operating supply current	I _{CC1}	V _{CC} = 5.5 V, CE , WE = V _{IL} max	1, 2, 3	All		180	mA
Standby supply current TTL	I _{CC2}	V _{CC} = 5.5 V, CE ≥ V _{CC} - 0.2 V, V _{IN} = V _{CC} - 0.2 V	1, 2, 3	01-06 07-10		20	mA.
Standby supply current CMOS	I _{CC3}	V _{CC} = 5.5 V, CE ≥ V _{CC} - 0.2 V V _{IN} ≥ V _{CC} - 0.2 V or ≤ 0.2 V	1, 2, 3	01,03,05, 07,09 02,04,06, 08,10		25	mA
Data retention current	¹ CC4	$V_{CC} = 2.0 \text{ V}, \overline{CE} \ge V_{CC} - 0.2 \text{ V}, V_{IN} \ge V_{CC} - 0.2 \text{ V} \text{ or } \le 0.2 \text{ V}$	1, 2, 3	01,03,05 07,09		750	μА
Data retention voltage	v _{DR}		1, 2, 3	01,03,05 07,09		2.0	v
Input capacitance 1/	CIN	$V_{IN} = 0 \text{ V, } t_{AVAV} = 1.0 \text{ MHz}$ $T_{C} = +25^{\circ}\text{C, see 4.4.1e}$	4	All		12.0	pF
Output capacitance 1/	COUT	V _{OUT} = 0 V, t _{AVAV} = 1.0 f T _C = +25°C, see 4.4.1e	4	All		14.0	pF
Functional tests 2/		See 4.4.1c	7, 8A, 8B	All			
			 				1

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-91612
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL A	SHEET 6

Test	Symbol	Conditions 3/ 4/	Group A	Device	<u>L</u>	imits	Uni
		-55°C \leftilde TC \leftilde +125°C VSS = 0 V; 4.5 V \leftilde VCC \leftilde 5.5 V unless otherwise specified	subgroups	types	Min	Max	
Read cycle time	†AVAV		9, 10, 11	01.02	45		_ ns
				03.04	35		_
				05.06	25		_
				07.08	20		_
				09,10	15		
Address access time	^t AVQV		9, 10, 11	01.02		45	_ ns
				03.04	ļ	35	_
				05.06		25	_
				07.08		20	_
				09.10	<u> </u>	15	
Chip enable access time	tELQV		9, 10, 11	01.02		45	ns
		•		03.04		35	_
		ļ		05.06		25	
				07,08		20	_
				09,10		15	
Output enable to output valid	^t OLQV		9, 10, 11	01.02		25	_
Vacra				03.04		20	ns
				05,06		10	
				07.08		8	
	+			09,10		6	ļ
Output hold after address change	tAVQX		9, 10, 11	All	3		ns
Chip enable to 1/5/ output in low Z	^t EL Q X		9, 10, 11	All	3		ns
Chip disable to output	tEHQZ		9, 10, 11	01.02		25	_
in high Z 1/5/				03.04	<u></u>	20	ns
				05.06		12	_
				07.08		10	

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-91612
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL A	SHEET 7

	TABLE	I. Electrical performa	nce characteristics	- Continue	d.		
Test	Symbol	Conditions 3 -55°C < T _C < +125°C V _{SS} = 0 V; 4.5 V < V _{CC} unless otherwise spec	Group A subgroups	Device types	Li	mits Max	Unit
Output enable 1/5/	t _{OLQX}	unless otherwise spec	9, 10, 11	ALL	0		ns
Output disable to output	toHQZ		9, 10, 11	01.02		25	
in high Z <u>1/5</u> /	Julia			03.04		20	ns
			İ	05.06		10	
				07.08		8	
				09,10		5	-
drite cycle time	tavav		9, 10, 11	01.02	45		ns
				03.04	35		
				05.06	25		
				07.08	20		
	-			09.10	15		
Address setup to beginning of write	[†] AVWL [†] AVEL		9, 10, 11	ALL	0		ns
oata hold after end of write	t _{WHDX}		9, 10, 11	All	0		ns
Chip enable to end of write	telwh teleh		9, 10, 11	01.02	35		ns
,				03.04	30		
				05.06	20		
				07.08	15		
				09,10	12		
rite pulse width	twlwh twleh		9, 10, 11	01.02	35		ns
				03.04	30		
				05.06	20		
				07,08	15		
	 			09.10	12		
Address setup to end of write	^t AVWH ^t AVEH		9, 10, 11	01.02	35		ns
				03.04	30	<u> </u>	
				05,06	20	-	-
				07.08	15		-
See footnotes at end of to	able.			09.10	12		
	ANDARD		SIZE A			5962	2-91612
MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444			R	EVISION LE	EVEL	SHEET	8

Test	Symbol	Conditions <u>3</u> / <u>4</u> / -55°C ≤ T _C ≤ +125°C	Group A subgroups	Device types	<u> </u>	imits	_ Unit
		V _{SS} = 0 V; 4.5 V ≤ V _{CC} ≤ 5.5 V unless otherwise specified	 	l	Min	Max	
Address hold after end of write	^t whax ^t ehax		9, 10, 11	ALL	0		ns
Data setup to end of write	†DV W H		9, 10, 11	01.02	25		_ ns
	†DVEH			03.04	20		_
	į			05.06	15		_
				07.08	12		_
				09.10	7		_
Write enable to output	twLQZ		9, 10, 11	01.02		20	_
disable 1/5/				03.04		15	ns -
				05,06		10	_
				07,08	ļ	8	-
				09,10		7	

9, 10, 11

9, 10, 11

9, 10, 11

All

All

01.02

03.04

05.06

07.08

09.10

3

0

45

35

25

20

ns

ns

ns

TABLE I. <u>Electrical performance characteristics</u> - Continued.

5/ Transition is measured ± 500 mV from steady state voltage.

twHQX

tcdr

t_R

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-91612
DEFENSE ELECTRONICS SUPPLY CENTER		REVISION LEVEL	SHEET
DAYTON, OHIO 45444		A	9

Output active after

Retention time 1/


end of write 1/5/

Operation recovery time

 $[{]m y}$ This parameter is tested initially and after any design or process change which could affect this parameter, and therefore shall be guaranteed to the limits specified in table I.

Functional tests shall include the test table and other test patterns used for fault detection as approved by the qualifying activity. Outputs are measured at V_{OL} < 1.5 V, V_{OH} > 1.5 V. For timing waveforms see figure 4 and for output load circuits, see figure 5.


AC measurements assume transition time \le 5 ns, input levels are from ground to 3.0 V, and output load $C_{L} \ge 30$ pF except as noted on figure 5. Timing reference levels are 1.5 V.



Symbol	Millimeters			nches
	Min	Max	Min	Max
		3.94		. 155
_ь	0.41	0.51	.016	.020
<u>51</u>	1.14	1.40	.045	.055
c	0.23	0.30	.009	.012
_0		35.92		1.414
E	9.83	10.23	.387	.403
_E1	10.16	10.67	.400	.420
е		BSC	.100 BSC	
	3.18	4.45	.125	.175
<u>L1</u>	4.19		.165	
Q	1.02	1.52	.040	.060
S	1.02	2.54	.040	.100
\$1	0.13		.005	
\$2	0.13		.005	
N	2	8		8

FIGURE 1. Case outlines.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-91612
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL A	SHEET 10



Symbol	Mill	imeters	In	ches
	Min	Max	Min	Max
_A	2.77	3.94	.105	.155
_A1	2.03	4.67	.080	.180
В	0.41	REF	.016	REF
B1	0.76	0.76R TYP		TYP
82	0.64	.889	.025	.035
D	18.08	18.49	.712	.728
E	10,92	11.17	.430	-440
E1		11,68		.460
E2	9.91	BSC	.390	
e	1.27 BSC		.050 BSC	
s	0.88 REF		.035	
N N		28	2	

FIGURE 1. <u>Case outlines</u> - continued.

STANDARD
MICROCIRCUIT DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444


SIZE
A

5962-91612

REVISION LEVEL
A

SHEET
A


11



Symbol	Milli	Millimeters		hes
	Min	Max	Min	Max
	1.78	2.36	.070	.093
_ D	11.28	11.58	.444	.456
D1	7.62	7.62 BSC		BSC
е	1.27	1.27 BSC		BSC
E	18.85	19.25	.742	.758
E1	10.16	10.16 BSC		BSC
	1.14	1.40	.045	.055
<u>1</u>	2.159	2.41	.085	.095

FIGURE 1. <u>Case outlines</u> - continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-91612
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL A	SHEET 12



Symbol	Millimeters		Inc	hes
	Min	Max	Min	Max
A	3.35	3.66	.132	.144
A2	0.66	0.91	.026	.036
b	0.38	0.48	.015	.019
R	0.76	1.02	.030	.040
D	20.62	21.03	.812	.828
D1	18.80	19.30	.740	.760
Ε	10.29	10.54	.405	.415
E1	11.05	11.30	.435	.445
E2	9.14	9.85	.360	.380
e	1.27	1.27 BSC		BSC
N	3	32	•	

FIGURE 1. <u>Case outlines</u> - continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-91612
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL A	SHEET 13

Device types	ALL				
Case outlines	X.Y.Z	U,M	Т		
Terminal number		Terminal sy	mbol		
1 2 3 4 5 6 7 8 9 10	A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 A10	NC A1 A2 A3 A4 A5 A6 A7 A8	NC A ₇ A ₈ A ₉ A10 A11 A12 A13 A14 A15 A16		
12	CE	A ₁₀	A ₁₇		
13 14	OE V _{SS}	NC CE	CE NC		
15 16	WE I/O ₀	OE V _{SS}	OE V _{SS}		
17 18 19 20 21 22 23 24 25 26 27 28 29 30 31	I/O1 I/O2 I/O3 NC A11 A12 A13 A14 A15 A16 A17 VCC	WE 1/00 1/01 1/02 1/03 NC A11 NC A12 A13 A14 A15 NC VCC	WE I/O ₀ I/O1 I/O2 I/O3 NC NC NC A1 A3 A4 A5 A6 VCC		

NC = No connection

FIGURE 2. <u>Terminal connections</u>.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-91612
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL A	SHEET 14

DESC FORM 193A


JUL 94

Mode	CE	WE	ŌE	1/0
Standby (I _{CC3})	≥ V _{CC} - 0.2 V	x	х	High Z
Standby (1 _{CC2)}	н	x	x	High Z
Read	L	Н	L	Dout
Write	L	L	x	DIN
Read	L	Н	н	High Z

FIGURE 3. <u>Truth table</u>.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-91612
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL A	SHEET 15

H = logic "1" state, L = logic "0" state. X = logic "don't care" state, and $Z = \underline{high}$ impedance state.



NOTES:

- 1.
- 2. 3.
- Use these output load circuits or equivalent for testing. Capacitance includes scope and jig. Minimum of 5 pF for $t_{\rm EHQZ}$, $t_{\rm OHQZ}$, $t_{\rm CHQX}$, and $t_{\rm WHQX}$.


AC test conditions

Input pulse levels Input rise and fall times (t _r , t _f) Input timing reference levels Output reference levels	GND to 3.0 V ≤ 5 ns 1.5 V
---	---------------------------------




FIGURE 4. Output load circuits and test conditions.


STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-91612
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL A	SHEET 16







Write cycle 2: CE controlled (see note 1)




NOTES:

- A write occurs during the overlap of a low CE and a low WE. A write begins at the latest transition of CE going low and WE going low. A write ends at the earliest transition of CE going high and WE going high. During a WE controlled write cycle, write pulse low is ≥ town + two to allow the I/O drivers to turn off and data to be placed on the bus for the required town. If OE is high during the WE controlled write cycle this requirement does not apply and the write pulse can be as short as the specified two.
 During this period, I/O pins are in the output state, therefore input signals of opposite phase must not be applied.
- applied.

FIGURE 4. <u>Timing waveform diagrams</u> - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-91612
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL A	SHEET 18

Low V_{CC} data retention waveforms (see note)



NOTES: 1. For t_{CDR} and t_{R} : \overline{CE} \geq V_{CC} - 0.2 V, V_{IN} \geq V_{CC} -2.0 V or V_{IN} \leq 0.2 V.

FIGURE 4. Timing waveform diagrams - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-91612
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL A	SHEET 19

DESC FORM 193A

JUL 94

| 9004708 0016032 463 📟

TABLE IIA. Electrical test requirements. 1/ 2/ 3/ 4/ 5/ 6/ 7/

no.	Test requirements	with MIL-STD-883, method 5005, table I)		groups rdance with 5. table III)
	requirements	Device class M	Device class Q	Device class V
1	Interim electrical parameters (see 4.2)		1,7,9	1,7,9
2	Static burn-in I and II (method 1015)	Not required	Not required	Required
3	Same as line 1			1*,7* Δ
4	Dynamic burn-in (method 1015)	Required	Required	Required
5	Same as line 1			1*,7* Δ
6	Final electrical parameters	1*,2,3,7*, 8A,8B,9,10, 11	1*,2,3,7*, 8A,8B,9,10, 11	1*,2,3,7*, 8A,8B,9, 10,11
7	Group A test requirements	1,2,3,4**,7, 8A,8B,9,10, 11	1,2,3,4**,7, 8A,8B,9,10, 11	1,2,3,4**,7, 8A,8B,9,10, 11
8	Group C end-point electrical parameters	2,3,7, 8A,8B	1,2,3,7, 8A,8B	1,2,3,7, 8A,8B,9, 10,11 Δ
9	Group D end-point electrical parameters	2,3, 8A,8B	2,3, 8A,8B	2,3, 8A,8B
10	Group E end-point electrical parameters	1,7,9	1,7,9	1,7,9

 δ / Δ indicates delta limit (see table IIB) shall be required where specified, and the delta values shall be computed with reference to the previous interim electrical parameters (see line 1).

Z/ See 4.4.1d.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-91612
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL A	SHEET 20

^{1/} Blank spaces indicate tests are not applicable.
2/ Any or all subgroups may be combined when using high-speed testers.
3/ Subgroups 7 and 8 functional tests shall verify the truth table.

^{4/ *} indicates PDA applies to subgroup 1 and 7. 5/ ** see 4.4.1e.

TABLE IIB. Delta limits at +25°C.

Parameter <u>1</u> /	Device types All
I _{CC3} standby	±10% of specified value in table I
IIH, IIF	±10% of specified value in table I
IOHZ, IOLZ	±10% of specified value in table I

- $1\!\!/$ The above parameter shall be recorded before and after the required burn-in and life tests to determine the delta $\Delta.$
- 4.2 <u>Screening</u>. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. For device classes Q and V, screening shall be in accordance with MIL-I-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection.
 - 4.2.1 Additional criteria for device class M.
 - a. Delete the sequence specified as initial (preburn-in) electrical parameters through interim (postburn-in) electrical parameters of method 5004 and substitute lines 1 through 6 of table IIA herein.
 - b. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. For device class M, the test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
 - (1) Dynamic burn-in for device class M (method 1015 of MIL-STD-883, test condition D; for circuit, see 4.2.1b herein).
 - c. Interim and final electrical parameters shall be as specified in table IIA herein.
 - 4.2.2 Additional criteria for device classes Q and V.
 - a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-I-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-I-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
 - b. Interim and final electrical test parameters shall be as specified in table IIA herein.
 - c. Additional screening for device class V beyond the requirements of device class Q shall be as specified in appendix B of MIL-I-38535.
- 4.3 <u>Qualification inspection for device classes Q and V.</u> Qualification inspection for device classes Q and V shall be in accordance with MIL-I-38535. Inspections to be performed shall be those specified in MIL-I-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).
- 4.4 <u>Conformance inspection</u>. Quality conformance inspection for device class M shall be in accordance with MIL-STD-883 (see 3.1 herein) and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4). Technology conformance inspection for classes Q and V shall be in accordance with MIL-I-38535 including groups A, B, C, D, and E inspections and as specified herein except where option 2 of MIL-I-38535 permits alternate in-line control testing.
 - 4.4.1 Group A inspection.
 - a. Tests shall be as specified in table IIA herein.
 - b. Subgroups 5 and 6 of table I of method 5005 of MIL-STD-883 shall be omitted.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-91612
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL A	SHEET 21

- c. For device class M, subgroups 7 and 8 tests shall be sufficient to verify the truth table. For device classes Q and V, subgroups 7 and 8 shall include verifying the functionality of the device; these tests shall have been fault graded in accordance with MIL-STD-883, test method 5012 (see 1.5 herein).
- d. O/V (latch-up) tests shall be measured only for initial qualification and after any design or process changes which may affect the performance of the device. For device class M, procedures and circuits shall be maintained under document revision level control by the manufacturer and shall be made available to the preparing activity or acquiring activity upon request. For device classes Q and V, the procedures and circuits shall be under the control of the device manufacturer's TRB in accordance with MIL-I-38535 and shall be made available to the preparing activity or acquiring activity upon request. Testing shall be on all pins, on five devices with zero failures. Latch-up test shall be considered destructive. Information contained in JEDEC Standard number 17 may be used for reference.
- e. Subgroup 4 (CIN and COUT measurements) shall be measured only for initial qualification and after any process or design changes which may affect input or output capacitance. Capacitance shall be measured between the designated terminal and GND at a frequency of 1 MHz. Sample size is 15 devices with no failures, and all input and output terminals tested.
- 4.4.2 <u>Group C inspection</u>. The group C inspection end-point electrical parameters shall be as specified in table IIA herein. Delta limits shall apply only to subgroup 1 of group C inspection and shall consist of tests specified in table IIB herein.
 - 4.4.2.1 Additional criteria for device class M. Steady-state life test conditions, method 1005 of MIL-STD-883:
 - a. Test condition D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005.
 - b. $T_A = +125$ °C, minimum.
 - c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.
- 4.4.2.2 <u>Additional criteria for device classes Q and V</u>. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-I-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB, in accordance with MIL-I-38535, and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005.
- 4.4.3 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table IIA herein.
- 4.4.4 Group E inspection. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein). RHA levels for device classes Q and V shall be M, D, R, and H and for device class M shall be M and D.
 - a. End-point electrical parameters shall be as specified in table IIA herein.
 - b. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-I-38535, appendix A, for the RHA level being tested. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-I-38535 for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at TA = +25°C ±5°C, after exposure, to the subgroups specified in table IIA herein.
 - c. When specified in the purchase order or contract, a copy of the RHA delta limits shall be supplied.
- 4.5 Delta measurements for device class V. Delta measurements, as specified in table IIA, shall be made and recorded before and after the required burn-in screens and steady-state life tests to determine delta compliance. The electrical parameters to be measured, with associated delta limits are listed in table IIB. The device manufacturer may, at his option, either perform delta measurements or within 24 hours after burn-in perform final electrical parameter tests, subgroups 1, 7, and 9.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-91612
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL A	SHEET 22

-	_	_		_	_	_		_
5.	D		CK	A	c	т	м	c
<i>.</i>	г.	n		м	u	1	м	u

5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-STD-883 (see 3.1 herein) for device class M and MIL-I-38535 for device classes Q and V.

6. NOTES

(This section contains information of a general or explanatory nature that may be helpful, but is not mandatory.)

- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
 - 6.1.2 <u>Substitutability</u>. Device class Q devices will replace device class M devices.
- 6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-973 using DD Form 1692, Engineering Change Proposal.
- 6.3 <u>Record of users</u>. Military and industrial users shall inform Defense Electronics Supply Center when a system application requires configuration control and which SMD's are applicable to that system. DESC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DESC-EC, telephone (513) 296-6047.
- 6.4 <u>Comments</u>. Comments on this drawing should be directed to DESC-EC, Dayton, Ohio 45444-5270, or telephone (513) 296-5377.
- 6.5 <u>Abbreviations. symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-M-38535, MIL-STD-1331, and as follows:

CIN,	COUT	-	-	-	-	-	-	-	-	-	-	-	-	-	Input and bidirectional output, terminal-to-GND capacitance.
	GND	-	-	-	-	-	-	-	-	-	-	-	-	-	Ground zero voltage potential.
	Icc	-	-	-	-	-	-	-	-	-	-	-	-	-	Supply current.
	IIL	-	-	-	-	-	-	-	-	-	-	-	-	-	Input current low.
	IIH	-	-	-	-	-	-	-	-	-	-	-	-	-	Input current high.
	Тc	-	-	-	-	-	-	-	-	-	-	-	-	-	Case temperature.
	TA	-	-	-	-	-	-	-	-	-	-	-	-	-	Ambient temperature.
	Vcc	-	-	-	-	-	-	-	-	-	-	-	-	-	Positive supply voltage.
	VIC	-	-	-	-	-	-	-	-	-	-	-	-	-	Positive input clamp voltage.
	0/V	-	-	-	-	-	-	-	-	-	-	-	-	-	Latch-up over-voltage.
	0/1	-	-	-	-	-	-	-	-	-	-	-	-	•	Latch-up over-current.

6.5.1 <u>Timing parameter abbreviations</u>. All timing abbreviations use lower case characters with upper case character subscripts. The initial character is always "t" and is followed by four descriptors. These characters specify two signal points arranged in a "from-to" sequence that define a timing interval. The two descriptors for each signal specify the signal name and the signal transitions. Thus the format is:

	<u>t</u>	X	X	χ̈́	X
Signal name from which interval is derived					
Transition direction for first signal					
Signal name to which interval is defined					
Transition direction for second signal					t e

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-91612
		REVISION LEVEL A	SHEET 23

- a. Signal definitions:
 - A = Address
 - D = Data in
 - Q = Data out
 - W = Write enable
 - E = Chip enable
 - 0 = Output enable
- b. Transition definitions:
 - H = Transition to high
 - L = Transition to low
 - V = Transition to valid
 - X = Transition to invalid or don't care
 - Z = Transition to off (high impedance)
- 6.5.2 <u>Timing limits</u>. The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address setup time is shown as a minimum since the system must supply at least that much time (even though most devices do not require it). On the other hand, responses from the memory are specified from the device point of view. Thus, the access time is shown as a maximum since the device never provides data later than that time.
 - 6.5.3 Waveforms.

Waveform symbol	Input	Output
	MUST BE VALID	WILL BE VALID
	CHANGE FROM H TO L	WILL CHANGE FROM H TO L
	CHANGE FROM -L TO H	WILL CHANGE FROM L TO H
XXXXXXX	DON'T CARE ANY CHANGE PERMITTED	CHANGING STATE UNKNOWN
· · · · · · · · · · · · · · · · · · ·		HIGH IMPEDANCE

6.6 One part - one part number system. The one part - one part number system described below has been developed to allow for transitions between identical generic devices covered by the three major microcircuit requirements documents (MIL-H-38534, MIL-I-38535, and 1.2.1 of MIL-STD-883) without the necessity for the generation of unique PIN's. The three military requirements documents represent different class levels, and previously when a device manufacturer upgraded military product from one class level to another, the benefits of the upgraded product were unavailable to the Original Equipment Manufacturer (OEM), that was contractually locked into the original unique PIN. By establishing a one part number system covering all three documents, the OEM can acquire to the highest class level available for a given generic device to meet system needs without modifying the original contract parts selection

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444

SIZE A		5962-91612
	REVISION LEVEL A	SHEET 24

Military documentation format	Example PIN under new system	Manufacturing source listing	Document <u>listing</u>
New MIL-H-38534 Standard Microcircuit Drawings	5962-XXXXXZZ(H or K)YY	QML-38534	MIL-BUL-103
New MIL-I-38535 Standard Microcircuit Drawings	5962-XXXXXZZ(Q or V)YY	QML-38535	MIL-BUL-103
New 1.2.1 of MIL-STD-883 Standard	5962-XXXXXZZ(M)YY	MIL-BUL-103	MIL-BUL-103

6.7 Sources of supply.

- 6.7.1 Sources of supply for device classes Q and V. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DESC-EC and have agreed to this drawing.
- 6.7.2 <u>Approved sources of supply for device class M</u>. Approved sources of supply for class M are listed in MIL-BUL-103. The vendors listed in MIL-BUL-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DESC-EC.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444

SIZE A		5962-91612
	REVISION LEVEL A	SHEET 25

APPENDIX

FUNCTIONAL ALGORITHMS

10. SCOPE

- 10.1 Scope. Functional algorithms are test patterns which define the exact sequence of events used to verify proper operation of a random access memory (RAM). Each algorithm serves a specific purpose for the testing of the It is understood that all manufacturers do not have the same test equipment; therefore, it becomes the responsibility of each manufacturer to guarantee that the test patterns described herein are followed as closely as possible, or equivalent patterns be used that serve the same purpose. Each manufacturer should demonstrate that this condition will be met. Algorithms shall be applied to the device in a topologically pure fashion. This appendix is a mandatory part of the specification. The information contained herein is intended for compliance.
 - 20. APPLICABLE DOCUMENTS. This section is not applicable to this appendix.
 - 30. ALGORITHMS
 - 30.1 Algorithm A (pattern 1).
 - 30.1.1 Checkerboard, checkerboard-bar.
 - Load memory with a checkerboard data pattern by incrementing from location 0 to maximum.
 - Read memory, verifying the output checkerboard pattern by incrementing from location 0 to maximum. Load memory with a checkerboard-bar pattern by incrementing from location 0 to maximum. Step 2.
 - Step 3.
 - Read memory, verifying the output checkerboard-bar pattern by incrementing from location 0 to maximum.

30.2 Algorithm B (pattern 2).

30.2.1 March.

- Step 1. Load memory with background data, incrementing from minimum to maximum address locations (All "0's").
- Step 2. Read data in location 0.
- Step 3. Write complement data to location 0.
- Step 4. Read complement data in location 0.
- Step 5. Repeat steps 2 through 4 incrementing X-fast sequentially, for each location in the array.
- Step 6. Read complement data in maximum address location.
- Step 7. Write data to maximum address location.
- Read data in maximum address location. Step 8.
- Step 9. Repeat steps 6 through 8 decrementing X-fast sequentially for, each location in the array.
- Step 10. Read data in location 0.
- Step 11. Write complement data to location 0.
- Step 12. Read complement data in location 0.
- Step 13. Repeat steps 10 through 12 decrementing X-fast sequentially for each location in the array.
- Step 14. Read complement data in maximum address location.
- Step 15. Write data to maximum address location.
- Step 16. Read data in maximum address location.
- Step 17. Repeat steps 14 through 16 incrementing X-fast sequentially for each location in the array.
- Step 18. Read background data from memory, decrementing X-fast from maximum to minimum address locations.

STANDARD
MICROCIRCUIT DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE A		5962-91612
	REVISION LEVEL A	SHEET 26

APPENDIX - Continued.

30.3 Algorithm C (pattern 3).

30.2.1 XY March.

- Load memory with background data, incrementing from minimum to maximum address locations (All "0's"). Step 1.
- Step 2. Read data in location 0.
- Step 3. Write complement data to location 0.
- Step 4. Read complement data in location 0.
- Step 5. Repeat steps 2 through 4 incrementing Y-fast sequentially, for each location in the array.
- Step 6. Read complement data in maximum address location.
- Step 7. Write data to maximum address location.
- Step 8. Read data in maximum address location.
- Step 9. Repeat steps 6 through 8 decrementing X-fast sequentially for each location in the array.
- Step 10. Read data in location 0.
- Step 11. Write complement data to location 0.
- Step 12. Read complement data in location 0.
- Step 13. Repeat steps 10 through 12 decrementing Y-fast sequentially for each location in the array.
- Step 14. Read complement data in maximum address location.
- Step 15. Write data to maximum address location.
- Step 16. Read data in maximum address location.
- Step 17. Repeat steps 14 through 16 incrementing X-fast sequentially for each location in the array.
- Step 18. Read background data from memory, decrementing Y-fast from maximum to minimum address locations.

30.4 Algorithm D (pattern 4).

30.4.1 CEDES - CE deselect checkerboard, checkerboard-bar.

- Load memory with a checkerboard data pattern by incrementing from location 0 to maximum.
- Step 2. Deselect device, attempt to load memory with checkerboard-bar data pattern by incrementing from location 0 to maximum.
- Read memory, verifying the output checkerboard pattern by incrementing from location 0 to maximum.
- Step 4. Load memory with a checkerboard-bar pattern by incrementing from location 0 to maximum.
- Step 5. Deselect device, attempt to load memory with checkerboard data pattern by incrementing from location
- Step 6. Read memory, verifying the output checkerboard-bar pattern by incrementing from location 0 to maximum.

STANDARD
MICROCIRCUIT DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE A		5962-91612
	REVISION LEVEL A	SHEET 27