	REVISIONS		
LTR	DESCRIPTION	DATE (YR-MO-DA)	APPROVED
Α	Changes in accordance with NOR 5962-R144-93.	93-06-15	M.L. Poelking
В	Add device 03. Editorial changes throughout.	94-04-18	M.L. Poelking
С	Add device 04. Editorial changes throughout.	95-03-25	M.L. Poelking

REV																				
SHEET																				\vdash
REV	С	С	С	С	С	С	С	С	С	С	С	С	С	С						
SHEET	35	36	37	38	39	40	41	42	43	44	45	46	47	48						
REV	С	С	С	С	С	С	С	С	С	С	С	С	С	С	С	С	С	С	С	c
SHEET	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34
REV STAT				RE	٧		С	С	С	С	С	C	С	С	С	С	С	С	С	С
OF SHEET	<u></u>			SH	EET		1	2	3	4	5	6	7	8	9	10	11	12	13	14
PMIC N/A		·····		PREP	ARED B	Y Tho	omas M.	. Hess		DE	FENS						CENT	ΓER		
	ITAR	RY		CHEC	KED BY	Tim	H.Noh						AYT0	N, U	H10	4544	44 			
THIS DRAWIN	G IS A	VAILAB	ILE ure	APPR	OVED B	Y Mon	ica L.	Poell	king	GRA	PHI	IRCU CS S THIC	SYST	EM I	PROC		CMOS	*		
AND AGEN DEPARTMEN	CIES O	F THE		DRAW)	ING API	PROVAL	DATE			1101	.0.01	1111	, 51	<u> </u>) [N					
AMSC N/A					SION L	EVEL		<u>-</u>		SIZ	Ē		E COI	1		59	62-	9162	13	
					С					SHE	ΕT		1		0F	48	3			

DESC FORM 193

JUL 91


<u>DISTRIBUTION STATEMENT A</u>. Approved for public release; distribution is unlimited.

■ 9004708 0004995 OT2 ■

5962-E136-95

1. SCOPE

- 1.1 <u>Scope</u>. This drawing forms a part of a one part one part number documentation system (see 6.6 herein). Two product assurance classes consisting of military high reliability (device classes Q and M) and space application (device class V), and a choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). Device class M microcircuits represent non-JAN class B microcircuits in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices". When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN.
 - 1.2 PIN. The PIN shall be as shown in the following example:



- 1.2.1 <u>RHA designator</u>. Device class M RHA marked devices shall meet the MIL-I-38535 appendix A specified RHA levels and shall be marked with the appropriate RHA designator. Device classes Q and V RHA marked devices shall meet the MIL-I-38535 specified RHA levels and shall be marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.
 - 1.2.2 Device type(s). The device type(s) shall identify the circuit function as follows:

<u>Device type</u>	Generic number	<u>Circuit function</u>
01	34020-28	Graphics system processor
02	34020-30	Graphics system processor
03	34020A-32	Graphics system processor
04	34020A-40	Graphics system processor

1.2.3 <u>Device class designator</u>. The device class designator shall be a single letter identifying the product assurance level as follows:

Device class

Device requirements documentation

М

Vendor self-certification to the requirements for non-JAN class B microcircuits in accordance with 1.2.1 of MIL-STD-883

Q or V

Certification and qualification to MIL-I-38535

1.2.4 <u>Case outline(s)</u>. The case outline(s) shall be as designated in MIL-STD-1835 and as follows:

Outline letter	<u>Descriptive designator</u>	<u>Terminals</u>	Package style
X	CMGA7-P145	145	Pin grid array
Y	CQCC1-F132	132	Leaded chip carrier

1.2.5 <u>Lead finish</u>. The lead finish shall be as specified in MIL-STD-883 (see 3.1 herein) for class M or MIL-I-38535 for classes Q and V. Finish letter "X" shall not be marked on the microcircuit or its packaging. The "X" designation is for use in specifications when lead finishes A, B, and C are considered acceptable and interchangeable without preference.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-91623
DAYTON, OHIO 45444		REVISION LEVEL C	SHEET 2

1.3 Absolute maximum ratings. 1/ 7.0 V dc -0.3 V dc to 7.0 V dc -2.0 V dc to 7.0 V dc -55°C to +125°C -65°C to +150°C +260°C See MIL-M-38510, appendix C +175°C 1.375 W 1.4 <u>Recommended operating conditions.</u> Supply voltage range (v_{CC}): Device 01, 03 - - - - - Device 02, 04 - - - - - -4.5 V dc to 5.5 V dc 4.75 V dc to 5.25 V dc 0 V dc 400 µA 2 mA -55°C to +125°C 1.5 Digital logic testing for device classes Q and V. Fault coverage measurement of manufacturing logic tests (MIL-STD-883, test method 5012) XX percent 2/

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-91623
DAYTON, OHIO 45444		REVISION LEVEL C	SHEET 3

 $[\]underline{1}$ / Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.

 $[\]frac{2}{3}$ / All voltage values are with respect to V_{SS} . $\frac{3}{2}$ / Take care to provide a minimum inductance path between the V_{SS} pins and system ground in order to miminize noise on V_{SS} .

4/ Values will be added when they become available.

2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, bulletin, and handbook</u>. Unless otherwise specified, the following specification, standards, bulletin, and handbook of the issue listed in that issue of the Department of Defense Index of Specifications and Standards specified in the solicitation, form a part of this drawing to the extent specified herein.

SPECIFICATION

MILITARY

MIL-I-38535 - Integrated Circuits, Manufacturing, General Specification for.

STANDARDS

MILITARY

MIL-STD-883 - Test Methods and Procedures for Microelectronics.

MIL-STD-973 - Configuration Management.
MIL-STD-1835 - Microcircuit Case Outlines.

BULLETIN

MILITARY

MIL-BUL-103 - List of Standardized Military Drawings (SMD's).

HANDBOOK

MILITARY

MIL-HDBK-780 - Standardized Military Drawings.

(Copies of the specification, standards, bulletin, and handbook required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity.)

2.2 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence.

3. REQUIREMENTS

- 3.1 <u>Item requirements</u>. The individual item requirements for device class M shall be in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices" and as specified herein. The individual item requirements for device classes Q and V shall be in accordance with MIL-1-38535, the device manufacturer's Quality Management (QM) plan, and as specified herein.
- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-STD-883 (see 3.1 herein) for device class M and MIL-I-38535 for device classes Q and V and herein.
 - 3.2.1 <u>Case outline(s)</u>. The case outline(s) shall be in accordance with 1.2.4 herein.
 - 3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 1.
 - 3.2.3 Block diagram. The block diagram shall be as specified on figure 2.
 - 3.2.5 Radiation exposure circuit. The radiation exposure circuit shall be specified when available.
- 3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full case operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are defined in table I.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-91623
DAYTON, OHIO 45444		REVISION LEVEL C	SHEET 4

- 3.5 Marking. The part shall be marked with the PIN listed in 1.2 herein. Marking for device class M shall be in accordance with MIL-STD-883 (see 3.1 herein). In addition, the manufacturer's PIN may also be marked as listed in MIL-BUL-103. Marking for device classes Q and V shall be in accordance with MIL-I-38535.
- 3.5.1 <u>Certification/compliance mark</u>. The compliance mark for device class M shall be a "C" as required in MIL-STD-883 (see 3.1 herein). The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-I-38535.
- 3.6 <u>Certificate of compliance</u>. For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-BUL-103 (see 6.7.2 herein). For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.7.1 herein). The certificate of compliance submitted to DESC-EC prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device class M, the requirements of MIL-SID-883 (see 3.1 herein), or for device classes Q and V, the requirements of MIL-1-38535 and the requirements herein.
- 3.7 Certificate of conformance. A certificate of conformance as required for device class M in MIL-STD-883 (see 3.1 herein) or for device classes Q and V in MIL-I-38535 shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 Notification of change for device class M. For device class M, notification to DESC-EC of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change as defined in MIL-STD-973.
- 3.9 <u>Verification and review for device class M</u>. For device class M, DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
- 3.10 <u>Microcircuit group assignment for device class M</u>. Device class M devices covered by this drawing shall be in microcircuit group number 105 (see MIL-I-38535, appendix A).
 - 4. QUALITY ASSURANCE PROVISIONS
- 4.1 <u>Sampling and inspection</u>. For device class M, sampling and inspection procedures shall be in accordance with MIL-STD-883 (see 3.1 herein). For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-I-38535 and the device manufacturer's QM plan.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-91623
DAYTON, OHIO 45444		REVISION LEVEL C	SHEET 5

Test	Symbol			Group A	Device	<u>L</u>	imits	_ Unit
		-55°C ≤ T	r ≤ +125°C n to max 1/2/	subgroups	type			
		unless otherw	n to max <u>1</u> / <u>2</u> / ise specified	j		Min	Max	<u>i .</u>
High level input voltage	ν _{IH} .		BUSFLT, LRDY, VCLK, PGMD, SIZE16	1,2,3	All	2.3	V _{CC} +0.3	V
			CLKIN only			3.0	V _{CC} +0.3	
		HWRITE, HREAD, HA5-HA31, HCS, HBSO-HBS3	CSYNC, HSYNC, VSYNC		 - 	2.3	v _{CC} +0.3	 -
			All other input pins			2.0	v _{CC} +0.3	
Low level input voltage	VIL		нсѕ	1,2,3	All	-0.3	0.7	
			All other	1,2,3	All	-0.3	0.8	
High level output voltage	v _{OH}	V _{CC} = min, I _{OH} = 400 μA		1,2,3	All	2.6		
Low level output voltage	v _{oL}	V _{CC} = max, I _{OL} = 2 mA	DDIN, HINT, HRDY, RO, R1, EMU3	1,2,3	All		0.8	
			HSYNC, VSYNC	<u> </u> 		 	0.8	
			All other output pins				0.6	
Output leakage current (high	Io	V _{CC} = max	V ₀ = 2.8 V	1,2,3	A11		20	 μ λ
impedance)			V ₀ = 0.6 V				-20	
Input current	ıı	V _I = V _{SS}	3/ All input pins except EMUO- EMU2, HREAD, HWRITE	1,2,3	A11 		±20	
Supply current	Icc	V _{CC} = max, freq	= max	1,2,3	01-03 04		265 280	mA
Input capacitance	c _I	See 4.4.1.b	•	4	ALL		18	pF
Output capacitance	co	See 4.4.1.b		4	ALL		25	İ

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON ONTO 65444	SIZE A		5962-91623
DAYTON, OHIO 45444		REVISION LEVEL C	SHEET 6

TABLE	Ι.	Electrical performance	characteristics	-	Continued.
-------	----	------------------------	-----------------	---	------------

Test	Symbol 1	-55°C ≤ T _c	Conditions $-55^{\circ}C \leq T_{C} \leq +125^{\circ}C$			<u></u>	imits	_ Unit
		V _{CC} = min	ito max <u>1</u> / <u>2</u> / ise specified	subgroups	type	Min	Max	
Functional test		See 4.4.1.c		7,8	ALL	,		ns
Period, CLKIN (t _Q)	tcl	See figure 3 (1)	9,10,11	01 02 03 04	35 33 31.25 25	50 50 50 50	
Pulse duration, CLKIN high	t _{w1}	See figure 3 (2	·)	9,10,11	01-03	10 8		-
Pulse duration, CLKIN low	t _{w2}	See figure 3 (3)	9,10,11	01-03	10		-
Transition time, CLKIN	t _{t1}	See figure 3 (4 <u>4</u> /)	9,10,11	A11	2	5	
Hold time, RESET low after CLKIN high	t _{h1}	See figure 3 (5 <u>5</u> /)	9,10,11	01-03 04	15		
Setup time, RESET high to CLKIN going high	t _{su1}	See figure 3 (6 <u>5</u> /)	9,10,11	01-03	10		
Pulse width, RESET low	t _{w3}	See figure 3 (7) <u>6</u> /	 Initial reset during powerup	9,10,11	All	160t ₀		
			Reset during active operation			16t _Q		
Setup <u>time</u> , HCS low to RESET high to configure self- bootstrap mode	^t su2	See figure 3 (8)	9,10,11	A11	8t _Q +55		
Delay time, HCS going high to RESET high to configure self- bootstrap mode	t _{d1}	See figure 3 (9) <u>7</u> /)	9,10,11	A11		4t _Q -50	
Pulse width, HCS low to configure GSP in self- bootstrap mode	t _{w4}	See figure 3 (10))	9,10,11	All	4t _Q +55		

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-91623
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL C	SHEET 7

TABLE I. $\underline{\text{Electrical performance characteristics}}$ - Continued.

Test	Symbol	$ \begin{array}{c c} \text{Symbol} & \text{Conditions} \\ -55^{\circ}\text{C} \leq \text{T}_{\text{C}} \leq +125^{\circ}\text{C} \\ & \text{V}_{\text{CC}} = \text{min to max} \underline{1}/ \ \underline{2}/ \\ & \text{unless otherwise specified} \\ \end{array} $	Group A	Device	· · · · · · · · · · · · · · · · · · ·		Unit
			subgroups	type 	Min	Max	
Period of local clocks LCLK1, LCLK2	t _{c2}	See figure 3 (11) 8/	9,10,11	All	4t _{c1} +s		ns
Pulse width, local clock high	t _{w5}	See figure 3 (12)	9,10,11	01-03	2t _Q -15 2t _Q -13.5		
Pulse width, LCLK1 high (measured at 1.5 V)	t _{w6}	See figure 3 (12a)	9,10,11	01-03	2t _Q -10		
Pulse width, local clock low	t _{w7}	See figure 3 (13)	9,10,11	01-03	2t ₀ -15+S 2t ₀ - 13.5+S		-
Pulse width, LCLK1 low (measured at 1.5 V)	t _{w8}	See figure 3 (13a)	9,10,11	01-03 04	2t _Q -10 +S 2t _Q -7 +S		
Transition time, LCLK1 or LCLK2	t _{t2}	See figure 3 (14)	9,10,11	01-03 04	,	15 13.5	
Hold time, LCLK2 low after LCLK1 high	t _{h2}	See figure 3 (15)	9,10,11	01-03	t _Q -15 t _Q -13.5		
Hold time, LCLK1 high after LCLK2 high	t _h 3	See figure 3 (16)	9,10,11	01-03 04	t _Q -15 t _Q -13.5	******	
Hold time, LCLK2 high after LCLK1 low	t _{h4}	See figure 3 (17)	9,10,11	01-03 04	t _Q -15 t _Q -13.5		. . .
Hold time, LCLK1 low after LCLK2 low	t _{h5}	See figure 3 (18)	9,10,11	01-03 04	t _Q -15+S t _Q -13.5 +S		
Hold time, LCLK2 high after LCLK1 high	t _{h6}	See figure 3 (19)	9,10,11	01-03	3t _Q -15 3t _Q -13.5		
Hold time, LCLK1 low after LCLK2 high	t _{h7}	See figure 3 (20)	9,10,11	01-03 04	3t ₀ -15+S 3t ₀ -13.5+S		
Hold time, LCLK2 low after LCLK1 low	t _{h8}	 See figure 3 (21)	9,10,11	01-03 04	3t _Q -15 +S 3t _Q -13.5+S		

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-91623
DAYTON, OHIO 45444		REVISION LEVEL C	SHEET 8

TABLE I. $\underline{\text{Electrical performance characteristics}}$ - Continued.

Test Symbol	Symbol	Conditions $-55^{\circ}C \leq T_{C} \leq +125^{\circ}C$	Group A	Device type	<u>Li</u>	mits 	_ Unit
		V_{CC} = min to max $\frac{1}{2}$ / unless otherwise specified			 Min	Max	j
Hold time, LCLK1 high after LCLK2 low	t _{h9}	See figure 3 (22)	9,10,11	01-03	3t _Q -15 +S 3t _Q -13.5+S		ns
Hold time, LCLKx <u>9/</u> to output signal nct valid	t _{h10}	·	9,10,11	All	t _Q -15		
Delay time, LCLKx start of transi- tion to output	t _{d2}	Fast: RAS, CAS, ALTCH, TR/QE, DDOUT, DDIN, EMU3, HOE, RO, RI, HDST, WE	9,10,11	A11		t _Q +15	
signal valid <u>9</u> /		Slow: LAD, RCA, SF				t _Q +22	
Hold time, output signal valid to output signal not valid 9/	t _{h11}	Fa <u>st: RAS, CAS, ALTCH, TR/QE,</u> DDOUT, DDIN, EMU3, HOE, RO, RI, HOST, WE	9,10,11	All	nt _Q -16		
		Slow: LAD, RCA, SF		 	nt _Q -22	 	
Delay time, output signal started transition to	t _{d3}	Fa <u>st: RAS, CAS, ALTCH, TR/QE,</u> <u>DD</u> OUT, DDIN, EMU3, HOE, RO, RI, HDST, WE	9,10,11	All		nt _Q +15	- -
output signal valid <u>9</u> /		Slow: LAD, RCA, SF				nt _Q +22	
Transition time, output signal	t _{t3}	Fa <u>st: RAS, CAS, ALTCH, TR/QE,</u> <u>DD</u> OUT, DDI <u>N,</u> EMU3, HOE, RO, RI, HOST, WE	9,10,11	 A11 		15	
<u>9</u> /		Slow: LAD, RCA, SF				22	
Pulse width, toutput signal high 9/	t _w 9	Fa <u>st: RAS, CAS, ALTCH, TR/QE,</u> DDOUT, DDIN, EMU3, HOE, RO, RI, HDST, WE	9,10,11	All	nt _Q -15		
		Slow: LAD, RCA, SF		 	nt _Q -22		
Pulse width, output signal low <u>9</u> /	^t w10	Fa <u>st: RAS, CAS, ALTCH, TR/QE,</u> DDOUT, DDIN, EMU3, HOE, RO, R1, HDST, WE	9,10,11	 All	nt _Q -15		
		Slow: LAD, RCA, SF			nt ₀ -22		

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-91623
DAYTON, OHIO 45444		REVISION LEVEL C	SHEET 9

TABLE I. $\underline{\text{Electrical performance characteristics}} \text{ - Continued.}$

Test	Symbol	Conditions	Group A	Device	<u>Li</u>	mits	Uni
		$\begin{array}{c c} -55^{\circ}C \leq T_{C} \leq +125^{\circ}C \\ V_{CC} = \min \text{ to max } \underline{1}/\underline{2}/\\ unless \text{ otherwise specified} \end{array}$	subgroups	type 	Min	Max	
Setup time, <u>ad</u> dress prior to HCS going low	t _{su3}	See figure 3 (23)	9,10,11	01-03	12		ns
Hold tim <u>e,</u> address after HCS low	t _{h12}	See figure 3 (24)	9,10,11	01-03 04	12 10		_
Pulse width, HCS high	t _{wll}	See figure 3 (25)	9,10,11	01-03	28 25		_
Pulse width, HREAD high	t _{w12}	See figure 3 (26)	9,10,11	01-03	28 25		_
Pulse width, HWRITE high	t _{w13}	See figure 3 (27)	9,10,11	01-03	28 25		
Setup time, HREAD high to HWRITE going low	t _{su4}	See figure 3 (28)	9,10,11	01-03	28 25		-
Setup time, HWRITE high to HREAD going low	t _{su5}	See figure 3 (29)	9,10,11	01-03	28 25		_
Pulse width, HREAD low	t _{w14}	See figure 3 (30)	9,10,11	01-03	18 15		_
Pu <u>lse wi</u> dth, HWRITE low	t _{w15}	See figure 3 (31)	9,10,11	01-03	18 15		_ _
Setup time, HCS low to HWRITE going high	t _{su6}	See figure 3 (32)	9,10,11	01-03	18 15		_
Setup_time, later of HCS low or HREAD low to LCLK2 going low	t _{su} 7	See figure 3 (33) <u>10</u> /	9,10,11	01-03	30 25		-
Setup time, later of HWRITE high or HCS high to LCLK2 going low	t _{su8}	See figure 3 (34) <u>10</u> /	9,10,11	01-03	30 25		
Hold time, HREAD high after LCLK2 going low	t _{h13}	See figure 3 (35) <u>11</u> /	9,10,11	All	0		_
Hold time, HWRITE low after LCLK2 going low	t _{h14}	See figure 3 (36) 11/	9,10,11	All	0		

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-91623
DAYTON, OHIO 45444		REVISION LEVEL C	SHEET 10

TABLE I. $\underline{\text{Electrical performance characteristics}}$ - Continued.

Test Symbol	Symbol	Conditions $-55^{\circ}C \leq T_{C} \leq +125^{\circ}C$	Group A subgroups	Device type	Li	mits	Unit
	<u> </u>	$V_{CC} = \min_{n=1}^{\infty} to \max_{n=1}^{\infty} \frac{1}{2}$ unless otherwise specified			Min	Max	<u> </u>
Setup time, HREAD high to LCLK2 going low, prefetch read mode	t _{su9}	See figure 3 (37) 10/ 12/	9,10,11	01-03	30 25		ns
Setur time, HCS low to HREAD going high	t _{sul0}	See figure 3 (38)	9,10,11	01-03	18 15		
Delay time, from LCLK1 going high to HRDY high (end of read cycle)	t _{d4}	See figure 3 (39)	9,10,11	01-03 04		t _Q +20 t _Q +18	
Delay time, from earlier of HREAD or HCS high to HRDY low	t _{d5}	See figure 3 (40)	9,10,11	01-03		20	
Delay time, from LCLK2 going low to HDST low	^t d6	See figure 3 (41)	9,10,11	01-03 04		t ₀ +15+S t ₀ +13.5 +S	
Delay time, from LCLK1 going low to HDST high	t _{d7}	See figure 3 (42)	9,10,11	01-03		t _Q +15 t _Q +13.5	
Setup time, HDST low to HRDY going high	t _{su12}	See figure 3 (43)	9,10,11	01-03 04	t _Q -15 t _Q -13.5		
Delay time, from HRDY going high to HDST high	t _{d8}	See figure 3 (44)	9,10,11	01-03		2t _Q +15 2t _Q +13.5	

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-91623
		REVISION LEVEL	SHEET

 ${\sf TABLE\ I.\ \underline{Electrical\ performance\ characteristics}\ - Continued.}$

Test	Symbol	Conditions $-55^{\circ}C \leq T_{C} \leq +125^{\circ}C$	Group A	Device type	<u>L</u>	imits 	Unit
	$V_{CC} = min \text{ to max } \frac{1}{2}$ unless otherwise specified	Jabgi caps	10,50	Min	Max	<u> </u>	
Delay time, from later of HREAD or HCS low to HRDY high after prefetch	t _{d14}	See figure 3 (45)	9,10,11	01-03		25	ns
Delay time, from later of HCS or HWRITE low to HRDY high (device ready)	^t d15	See figure 3 (46)	9,10,11	01-03 04		25 20	
Delay time, from earlier of HCS or HWRITE high to HRDY low (end of write)	t _{d16}	See figure 3 (47)	9,10,11	01-03		25 20	
Delay time, from LCL <u>K2 g</u> oing low to HOE low	^t d17	See figure 3 (48)	9,10,11	01-03 04		t _Q +15+S t _Q +13.5 +S	
Delay time, from LCL <u>K1 g</u> oing low to HOE high	^t d18	See figure 3 (49)	9,10,11	01-03		t _Q +15 t _Q +13.5	
Hold time CAS, TR/QE, DDIN valid after HDST high	t _{h31}	See figure 3 (50)	9,10,11	03	-2 -2		
Delay time, from HRD <u>Y g</u> oing high to HOE high	^t d20	See figure 3 (51)	9,10,11	01-03		2t _Q +15 2t _Q +13.5	
Access time, CAMD valid after address valid on LAD	t _{a1}	See figure 3 (52)	9,10,11	01-03 04		3t _Q -45 3t _Q -37	

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-91623
DAYTON, OHIO 45444		REVISION LEVEL C	SHEET 12

TABLE I. <u>Electrical performance characteristics</u> - Continued.

Test	Symbol	Conditions -55°C ≤ Y _C ≤ +125°C	Group A subgroups	Device type	L:	imits 	Uni
		V_{CC} = min to max $\frac{1}{2}$ unless otherwise specified			Min	Max	<u> </u>
Hold time, CAMD valid after address no longer valid on LAD	t _{h15} .	See figure 3 (53)	9,10,11	All	0		ns
Access time, control_valid (LRDY, PGMD,	ta2	See figure 3 (54)	9,10,11	01-03		3t _Q -35+S	
SIZE1 <u>6, BU</u> SFLT) after ALTCH low				04		3t _Q -27+\$	
Hold time <u>, co</u> ntrol (<u>LRDY, PGMD</u> , SIZE16, BUSFLT) valid after LCLK2 high	t _{h16}	See figure 3 (55)	9,10,11	All	0		
Se <u>tup</u> time, LRDY, <u>PGMD,</u> BUSFLT, SIZE16 valid	t _{sul5}	See figure 3 (56)	9,10,11	01-03	20		
before LCLK2 going high				04	15		
Delay time, ALTCH low after LCLK2 going high	t _{d21}	See figure 3 (57)	9,10,11	01-03		t _Q +15 t _Q +13.5	
Delay time, ALTCH high after LCLK1 going low	^t d22	See figure 3 (58)	9,10,11	01-03 04		t _Q +15 t _Q +13.5	
Delay time, LADO- LAD31 address valid after LCLK1 going high	t _{d23}	See figure 3 (59)	9,10,11	01-03		t _Q +22 t _Q +20	
old time, LADO- LAD31 address valid after LCL ^{P2} low	t _{h17}	See figure 3 (60)	9,10,11	01-03	t _Q -15+S t _Q -12+S		
elay time, LADO- LAD31 driven	t _{d24}	See figure 3 (61)	9,10,11	01-03	t _Q -5+S		
after earlier of DDIN going low or CAS going high or TR/QE going high				04	t _Q -5+S		
old time, LADO- LAD31 read data valid after earlier of <u>DDIN</u> low <u>or RAS</u> , CAS, or TR/QE high	t _{h18}	See figure 3 (62)	9,10,11	 A11 	3.5		

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-91623
DAYTON, OHIO 45444		REVISION LEVEL C	SHEET 13

Test	Symbol	Conditions	Group A	Device	<u>Li</u>	mits	Unit
		$ \begin{array}{c c} -55^{\circ}C \leq T_{C} \leq +125^{\circ}C \\ V_{CC} = \min \text{ to max } \underline{1}/\underline{2}/\\ unless \text{ otherwise specified} \end{array} $	subgroups	type	Min	Max	
Delay time, LADO- LAD31 data valid after LCLK2 going low (write)	^t d25	See figure 3 (63)	9,10,11	01-03 04		t _Q +22+S	ns
Hold time, LADO- LAD31 data valid after LCLK2 low	t _{h19}	See figure 3 (64)	9,10,11	01-03	t _Q -15		
(write) Delay time, RCAO- RCA12 row address valid after LCLK1 going high	td26	See figure 3 (65)	9,10,11	All		t _Q +22	
Delay time, LADO- LAD31 column address valid after LCLK2 going low	t _{d27}	See figure 3 (66)	9,10,11	01-03		t _Q +22+S t _Q +20+S	
Hold time, RCAO- RCA12 address valid after LCLK2 low	t _{h20}	See figure 3 (67)	9,10,11	01-03 04	t _Q -15		
Delay time, DDIN high after LCLK1 going high	t _{d28}	See figure 3 (68)	9,10,11	01-03		t _Q +15 t _Q +13.5	
Delay time, DDIN low after LCLK1 going low	t _{d29}	See figure 3 (69)	9,10,11	01-03		t ₀ +15 t ₀ +13.5	
Delay time, DDOUT low after LCLK1 going high	t _{d30}	See figure 3 (70)	9,10,11	01-03 04		t _Q +15 t _Q +13.5	
Delay time, DDOUT high after LCLK1 going low	t _{d31}	See figure 3 (71)	9,10,11	01-03		t _Q +15 t _Q +13.5	
elay time, DDOUT low after LCLK2 going low	t _{d32}	See figure 3 (72)	9,10,11	01-03		t _Q +15+S t _Q +13.5 +S	
Setup time, LADO- LAD31 d <u>ata v</u> alid before ALTCH going low	tsu16	See figure 3 (73)	9,10,11	01-03	t _Q -16		

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-91623
DAYTON, OHIO 45444		REVISION LEVEL C	SHEET 14

Test	Symbo1	Conditions $-55^{\circ}C \leq T_{C} \leq +125^{\circ}C$	Group A	 Device s type		imits	Unit
		V _{CC} = min to max <u>1/</u> unless otherwise specified	2/	- Lype	Min	Max	
Enable time, data valid after DDIN high	ten1	See figure 3 (74) 13/	9,10,11	01-03 04	 	2t _Q -20 2t _Q -17	ns
Disable time, data high-impedance after DDIN low	^t dis1	See figure 3 (75) 13/4/	9,10,11	01-03	<u> </u>	t _Q -12+S t _Q -10+S	
Delay time, RAS low after LCLK1 going low	t _{d33}	See figure 3 (76)	9,10,11	01-03 04		t _Q +12+S t _Q +10+S	
Delay time, RAS high after LCLK1 going low	t _{d34}	See figure 3 (77)	9,10,11	01-03 04		t _Q +12 t _Q +10	
Delay time, CAS low after LCLK1 going high	t _{d35}	See figure 3 (78)	9,10,11	01-03 04		t _Q +12 t _Q +10	
Delay time, CAS high after LCLK1 going low	t _{d36}	See figure 3 (79)	9,10,11	01-03		t _Q +12 t _Q +10	
Delay time, WE low after LCLK2 going low	t _{d37}	See figure 3 (80)	9,10,11	01-03		t ₀ +15+S t ₀ +13.5 +S	
Delay time, WE high after LCLK1 going low	t _{d38}	See figure 3 (81)	9,10,11	All		t _Q +15	
Delay time, TR/QE low after LCLK2 going low	t _{d39}	See figure 3 (82)	9,10,11	01-03 04		t _Q +15+5	
Delay time, TR/QE high after LCLK1 going low	t _{d40}	See figure 3 (83)	9,10,11	01-03 04		t _Q +15 t _Q +13.5	
Delay time, SF valid after LCLK1 going high	t _{d41}	See figure 3 (84)	9,10,11	01-03 04		t _Q +22 t _Q +20	
Delay time, SF valid after <u>LCLK2 going</u> low	t _{d42}	See figure 3 (85)	9,10,11	01-03		t _Q +22+S t _Q +20+S	
Delay time, SF high-impedance after LCLK2 going low	t _{d43}	See figure 3 (86) 4/	9,10,11	01-03		t _Q +22 t _Q +20	
ee footnotes at end o	of table.			<u>'</u>		4	
	STANDAE CIRCUIT	DRAWING	SIZE			596	2-916
	CTRONICS ON, OHIO	SUPPLY CENTER 45444		REVISION	LEVEL	SHEE	 Т

REVISION LEVEL C

15

Test	Symbol	Conditions $-55^{\circ}C \leq T_{C} \leq +125$	Group A S°C subgroups	Device type	<u>Li</u>	mits	Unit
		V _{CC} = min to max unless otherwise spec	< <u>1</u> / <u>2</u> /	type	Min	Max	
Setup time, row address valid	t _{su17}	See figure 3 (87) 14/	9,10,11	01-03	2t _Q -22		ns
before RAS going low				04	2t _Q -20		<u>.</u> !
Hold time, row addres <u>s v</u> alid after RAS low	t _{h22}	See figure 3 (88) <u>14</u> /	9,10,11	01-03 04	t _Q -5+S		
Setup time, column address valid before CAS going low	t _{su18}	See figure 3 (89)	9,10,11	01-03 04	t _Q -22 t _Q -20		
Hold time, column address valid after CAS high	t _{h23}	See figure 3 (90)	9,10,11	01-03 04	t _Q -15 t _Q -13.5		
Setup time, write data va <u>lid</u> before CAS going low	t _{su19}	See figure 3 (91)	9,10,11	01-03	t _Q -22		
Hold time, write <u>dat</u> a valid after CAS high	t _{h24}	See figure 3 (92)	9,10,11	01-03 04	t _Q -15 t _Q -13.5		
Access time, data- in valid after RAS low (assuming maximum transition time	t _{a3}	See figure 3 (93)	9,10,11	01-03		4t _Q -8+S 4t _Q -8+S	
Access time, data- in valid after CAS going low	t _{a4}	See figure 3 (94)	9,10,11	All		2t _Q -8	
Access time, data- in valid after	t _{a5}	See figure 3 (95)	9,10,11	01-03		3t _Q -20	
column address valid Setup time, write	t _{su20}	See figure 3 (97)	9,10,11	04	t ₀ -15	3t _Q -12	
low before CAS going low (on write cycles)	Suzo			04	t _Q -13.5		
Pu <u>lse</u> width, RAS high	t _{w16}	See figure 3 (98)	9,10,11	01-03 04	4t _Q -12 +S 4t _Q -10 +S		
Pu <u>lse</u> width, RAS low	t _{w17}	See figure 3 (99) <u>15</u> /	9,10,11	01-03	4nt _Q -12 +S'		
ee footnotes at end o	of table.				1 73]		· · · · · · · · · · · · · · · · · · ·
		DRAWING	SIZE			596	2-9162
	TRONICS ON, OHIO	SUPPLY CENTER 45444	 	EVISION		SHEE	т

TABLE I. $\underline{\text{Electrical performance characteristics}}$ - Continued.

Test	Symbol	Conditions $-55^{\circ}C \leq T_C \leq +125^{\circ}C$	Group A subgroups	Device type	<u>Li</u>	mits 	Unit
		V _{CC} = min to max 1/2/ unless otherwise specified			Min	Max	<u> </u>
Pu <u>lse</u> width, CAS high	t _{w18}	See figure 3 (100)	9,10,11	01-03 04	2t _Q -12 2t _Q -10		ns
Pu <u>lse</u> width, CAS low	t _{w19}	See figure 3 (101)	9,10,11	01-03 04	2t _Q -12 2t _Q -8		
Delay time, RAS low to CAS going high	t _{d44}	See figure 3 (102)	9,10,11	01-03 04	4t _Q -12 +S 4t _Q -4+S		
Delay time, CAS low to RAS going low	t _{d45}	See figure 3 (103)	9,10,11	01-03 04	2t _Q -15 2t _Q -13.5		
Delay time, RAS high to CAS going low	t _{d46}	See figure 3 (104)	9,10,11	01-03	2t _Q -15 +S 2t _Q -13.5 +S		
Access time, GI valid after RO and RI valid	t _{a6}	See figure 3 (105) <u>16</u> /	9,10,11	01-03 04		 2t _Q -40 2t _Q -30	
Setup time, GI valid before LCLK1 no longer low	t _{su21}	See figure 3 (j) 16/	9,10,11	01-03	40 35		
Hold time, GI valid after LCLK1 going high	t _{h25}	See figure 3 (106)	9,10,11	All	0		
Delay time, LCLK <u>2</u> goi <u>nq</u> high to RO or R1 valid	t _{d47}	See figure 3 (107)	9,10,11	01-03 04		t _Q +15 t _Q +13.5	
Delay time, LCLK2 high to RO or R1 no longer valid	t _{d48}	See figure 3 (108)	9,10,11	01-03 04	t _Q -15 t _Q -13.5		
Delay time, LAD and RCA high- impedance after LCLK2 going low	t _{d49}	See figure 3 (109) <u>4</u> /	9,10,11	01-03		t _Q +22+S t _Q +20+S	
Delay time, LAD and RCA valid after LCLK1 going high	t _{d50}	See figure 3 (110)	9,10,11	01-03		t _Q +22 t _O +20	

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-91623
DAYTON, OHIO 45444		REVISION LEVEL C	SHEET 17

Test	Symbol	Conditions $-55^{\circ}C \le T_C \le +125^{\circ}C$	Group A	 Device type	ļ <u>L</u>	imits	Unit
		V _{CC} = min to max <u>1/</u> unless otherwise specifie	<u>2/</u> d	l Lype	Min	Max	<u> </u>
Delay time, ALTCH, RAS, CAS, WE, TR/QE, HOE, and HDST high- impedance after LCLKI going high	t _{d51}	See figure 3 (111) <u>4</u> /	9,10,11	01-03		t _Q +15	 ns
Delay time, ALTCH, RAS, CAS, WE, TR/QE, HOE, and	t _{d52}	See figure 3 (112)	9,10,11	01-03		t _Q +15+S	
HDST high- impedance after LCLK2_going low				04		t _Q +13.5 +S	
elay time, DDIN high-impedance	t _{d53}	See figure 3 (113)	9,10,11	01-03		t _Q +15	
after LCLK1 going high				04		t _Q +13.5	
elay time, DDIN low after LCLK2 going low	^t d54	See figure 3 (114)	9,10,11	01-03 04		t _Q +15 +S t _Q +13.5 +S	
elay time, DDOUT high-impedance after LCLK2	t _{d55}	See figure 3 (115)	9,10,11	01-03 04		t _Q +15 +S t ₀ +13.5	
elay time, DDOUT high after LCLK2 going low	t _{d56}	 See figure 3 (116)	9,10,11	01-03		t _Q +15+S t _Q +15+S +S	
eriod, video serial clock SCLK	t _{c3}	See figure 3 (117)	9,10,11	01-03	35 25	50 50	
ulse width, SCLK high	tw20	See figure 3 (118)	9,10,11	01-03 04	12 10		
ulse width, SCLK low	t _{w21}	See figure 3 (119)	9,10,11	01-03	 12 10		
ransition time (rise and fall), SCLK	tt4	See figure 3 (120) <u>4</u> /	9,10,11	All	2	5	
eriod, video input clock VCLK	t _{c4}	See figure 3 (123)	9,10,11	All	62.5	100	
ulse width, VCLK high	t _{w22}	See figure 3 (124)	9,10,11	All	28		
e footnotes at end	of table.	1			<u> </u>		
	STANDAI	RD DRAWING	SIZE			596	2-91

18

Test	Symbol	Conditions	Group A	Device	Li	mits	Unit
		-55° C \leq T _C \leq +125°C V _{CC} = min to max $\underline{1}/\underline{2}/\underline{1}$ unless otherwise specified	subgroups	type	Min	Max	
Pulse width, VCLK low	tw23 .	See figure 3 (125)	9,10,11	AII	28		ns
Transition time (rise and fall), VCLK	t _{t5}	See figure 3 (126) <u>4</u> /	9,10,11	All	2	5	
Delay time, VCLK low to HSYNC, VSYNC, CSYNC/ HBLNK or CBLNK/ VBLNK low	t _{d57}	See figure 3 (127)	9,10,11	All		40	-
Delay time, VCLK low to HSYNC, VSYNC, CSYNC/ HBLNK or CBLNK/ VBLNK high	^t d58	See figure 3 (128)	9,10,11	AII		40	
dold time, VCLK going low to HSYNC, VSYNC, CSYNC/HBLNK or CBLNK/VBLNK going low	t _{h26}	See figure 3 (129) <u>4</u> /	9,10,11	All	0		
old time, VCLK going low to HSYNC, VSYNC, CSYNC/HBLNK or CBLNK/VBLNK going high	^t h27	See figure 3 (130) 4/	9,10,11	A11	0		
e <u>tup time, HSYNC</u> , VSYNC, CSYNC low to VLCK going high	t _{su22}	See figure 3 (131) <u>17</u> /	9,10,11	All	20		
etup time, HSYNC, VSYNC, CSYNC high to VLCK going high	t _{su23}	See figure 3 (132) 17/	9,10,11	All	20		
o <u>ld time, HSYNC,</u> VSYNC, CSYNC valid after VCLK high	t _{h28}	See figure 3 (133) 17/	9,10,11	 All 	20		
etup <u>tim</u> e, LINT1 or LINT2 low before LCLK2 going high	t _{su24}	See figure 3 (134) <u>18</u> /	9,10,11	01-03	t _Q +45		

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-91623
DAYTON, OHIO 45444		REVISION LEVEL C	SHEET 19

TABLE I. <u>Electrical performance characteristics</u> - Continued.

Test	Symbol	Conditions $-55^{\circ}C \leq T_C \leq +125^{\circ}C$	Group A subgroups	Device type	Lit	nits	Unit
		V _{CC} - min to max <u>1</u> / <u>2</u> / unless otherwise specified			Min	Max	
Pulse width, LINT1 or LINT2 low	t _{w24}	See figure 3 (135) <u>19</u> /	9,10,11	All	8t _Q		ns
Delay time, LCLK1	t _{d59}	See figure 3 (136)	9.10.11	01-03	 	30	-1
going high to HINT valid	439			04		25	-
Setup time, EMUO-	t _{su25}	See figure 3 (137)	9,10,11	01-03	30		j
EMU2 valid to LCLK1 going high	3423			04	25		
Hold time, EMUO- EMU2 valid after LCLK1 going high	th29	See figure 3 (138)	9,10,11	ITA	0		
Delay time, EMU3	t _{d60}	See figure 3 (139)	9,10,11	01-03		25	
valid after LCLK1 low	1			04		20	
Hold time, LCLK2 high before EMU3 not valid	t _{h30}	See figure 3 (140)	9,10,11	01-03	t _Q -15 t _Q -13.5		

All test to be performed at worst-case test condition unless otherwise specified.

 t_0 = quarter cycle, nt_Q = An integral number of quarter cycles. $S = t_Q$ if using the clock stretch, 0 ns if otherwise.

EMUO-2 will not be connected in a typical configuration. Nominal pull-up current for EMUO-2, HREAD and HWRITE will be 600 µA.

These values are based on characterization or computer simulation and are not tested.

These timings are required only to synchronize the device to a particular quarter cycle.

The initial reset pulse on powerup must remain valid until all internal states have been initialized. Resets applied after the device has been initialized need to be present only long enough to be recognized by the internal logic; the internal logic will maintain an internal reset until all internal states have been initialized (34 LCLK1 cycles).

Parameter t_{d1} (9) is the maximum amount by which the RESET low-to-high transition can be delayed after the start of the HCS low-to-high transition and still guarantee that the device is configured to run in the self-bootstrap

mode (HLT bit = 0) following the end of reset.

This is a functional minimum and is not tested. This parameter may also be specified as $4t_0$

These parameters are common to all output signals from the device unless otherwise specifically given. They are intended as an aid to estimate the timing requirements. Please reference the specific numbered parameter for actual times. "n" is an integral number of quarter cycles.

Setup time to insure recognition of input on this clock edge.

11/ Hold time required to guarantee response on next clock edge. These values are based on computer simulation and are not tested.

When the device is set for block reads, use the deassertion of HREAD to request a local memory cycle at the next sequential address location.

DDIN is used to control LAD bus buffers between the device and local memory. Parameter t_{en1} (74) references the time for these data buffers to go from a high-impedance state to an active level. Parameter t_{disl} 13/

(75) references the time for the buffers to go from an active level to the high-impedance state. Parameters t_{su17} (87) and t_{h22} (88) also apply to $\overline{\text{WE}}$, $\overline{\text{TR}/\text{QE}}$, and SF relative to $\overline{\text{RAS}}$. S' = 2 t_0 when using the clock stretch since both the address cycle and read cycle of a read-modify-write will be 15/ stretchěd, O ns otherwise.

These timings must be met to insure that the GI input is recognized on this clock cycle.

Setup and hold times on asynchronous inputs are required only to guarantee recognition at indicated clock edges. 18/ Although LINT1 and LINT2 may be asynchronous to the device, this setup insures recognition of the interrupt on this clock edge.

19/ This pulse duration minimum insures that the interrupt is recognized by internal logic; however, the level must be maintained until it has been acknowledged by the interrupt service routine.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-91623
DAYTON, OHIO 45444		REVISION LEVEL C	SHEET 20

Device types	01,02,03 and 04						
Case outline	х						
Terminal number	Terminal symbol	Terminal number	Terminal symbol	 Terminal number	Terminal symbol	Terminal number	Terminal symbol
A1 A2 A3 A4 A5 A6 A7 A8 A9 A10 A11 A12 A13 A14 A15 B1 B2 B3 B4 B5 B6 B7 B8 B9 B10 B11 B12 B13 B14 B15 C1 C2 C3 C4 C5 C6 C7 C8	VSS ALTCH CBLNK/VBLNK HSYNC TR/QE RCA2 RCA3 VCC RCA6 RCA7 RCA10 SCLK LAD15 LAD29 VSS CAS3 WE VSS CSYNC/HBLNK VSYNC RCA0 RCA1 RCA5 RCA9 RCA11 RCA5 RCA9 RCA11 LAD14 VCC LAD13 LAD14 VCC LAD13 LAD12 CAS0 VCC DDOUT DDIN VSS SF RCA4 VSS	C9 C10 C11 C12 C13 C14 C15 D1 D2 D3 D4 D13 D14 D15 E1 E2 E3 E13 E14 E15 F1 F2 F3 F13 F14 F15 G1 G2 G3 G13 G14 G15 H1 H2 H3 H13 H14 H15	RCA8 RCA12 LAD30 VSS VSS VCC LAD26 RAS CAS2 VSS NC LAD28 LAD11 LAD10 R1 VCC CAS1 LAD27 LAD25 LAD9 HRDY R0 VSS LAD24 LAD8	J1 J2 J3 J13 J14 J15 K1 K2 K3 K13 K14 K15 L1 L2 L3 L13 L14 L15 M1 M2 M3 M14 M15 N1 N2 N3 N4 N5 N6 N7 N8 N9 N10 N11 N12 N13 N14	EMUO GI EMU1 LAD4 VCC LAD5 EMU2 RESET LINT2 VSS LAD3 LAD20 LINT1 CAMD LRDY LAD1 LAD2 LAD19 BUSFLT PGMD VCLK VSS LAD16 LAD18 SIZE16 VCC CLKIN VSS HA29 HA25 HA21 VSS VSS HA12 HA6 HBS2 HBS1 VCC	N15 P1 P2 P3 P4 P5 P6 P7 P8 P9 P10 P11 P12 P13 P14 P15 R1 R2 R3 R4 R5 R6 R7 R8 R9 R10 R11 R12 R13 R14 R15	LAD17 VCC HMRITE HCS HA30 HA27 HA24 HA22 HA18 HA14 HA13 HA10 HA7 HA5 HBS0 LAD0 HREAD HA31 HA28 HA26 HA23 HA20 HA17 HA16 HA17 HA16 HA17 HA16 HA11 HA9 HA8 HBS3 Vss

FIGURE 1. <u>Terminal connections</u>.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-91623
DAYTON, OHIO 45444		REVISION LEVEL C	SHEET 21

Device types			0	1,02.03 and	04		
Case outline	Y						
Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25	CAS3 CAS2 CAS1 CAS0 VCC RAS VSS RO R1 HOE HDST HRDY HINT EMU3 LCLK1 LCLK2 EMU1 EMU0 EMU0 EMU2 GI RESET LINT2 LINT1 CAMD BUSFLT	34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57	HCS HA31 HA30 HA29 HA28 HA27 HA26 HA25 HA25 HA22 HA21 HA20 HA19 HA18 HA17 Vss HA16 HA17 Vss HA16 HA17	67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91	LAD0 LAD16 LAD17 LAD2 LAD18 VSS LAD3 LAD19 VCC LAD4 LAD20 LAD5 LAD21 LAD21 LAD6 LAD22 LAD7 LAD23 VSS VSS LAD8 LAD24 LAD9 LAD25 LAD9 LAD25 LAD9 LAD25 LAD9 LAD25 LAD10	100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124	LAD29 LAD14 LAD30 LAD15 LAD31 SCLK RCA12 RCA11 RCA10 RCA9 RCA8 RCA7 RCA6 RCA5 VCC VSS RCA4 RCA3 RCA2 RCA1 RCA0 SF TR/QE VSYNC HSYNC
26 27 28 29 30 31 32 33	SIZE16 PGMD LRDY VCC VCLK CLKIN HWRITE HREAD	59 60 61 62 63 64 65 66	HA8 HA7 HA6 HA5 HBS3 HBS2 HBS1 HBS0	92 93 94 95 96 97 98 99	LAD26 LAD11 LAD27 Vcc LAD12 LAD28 Vss LAD13	125 126 127 128 129 130 131 132	CBLNK/VBLNK CSYNC/HBLNK Vss Vss ALTCH DDIN DDOUT WE

FIGURE 1. <u>Terminal connections</u> - Continued.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-91623
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 22






FIGURE 2. Functional block diagram.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-91623
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 23




NOTE: 2.2 V for BUSFLT, VCLK, LRDY PGMD, SIZE16. 3 V for CLKIN.

TTL-level inputs



Note: For timing measurements, a V_{OL} trip level of 1.0 V is used at 25°C and 125°C, and 1.5 V is used at -55°C.

TTL-level output



NOTE: I_{OL} = 2 mA (all outputs) I_{OH} = 400 μ A (all outputs) V_{LOAD} = 1.5 V C_{LOAD} = 80 pF typical load circuit capacitance

Test load circuit

FIGURE 3. Load circuit and waveforms.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-91623
DAYTON, OHIO 45444		REVISION LEVEL C	SHEET 24

CLKIN and RESET timing requirements





FIGURE 3. $\underline{\text{Load circuit and waveforms}}$ - Continued.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-91623
DAYTON, OHIO 45444		REVISION LEVEL C	SHEET 25

Local bus timing: Output clocks




Note: Although LCLK1 and LCLK2 are derived from CLKIN, no timing relationship between CLKIN and the local clocks is to be assumed, except the period of the local clocks is four times the period of CLKIN.

FIGURE 3. Load circuit and waveforms - Continued.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-91623
DAYTON, OHIO 45444		REVISION LEVEL C	SHEET 26

DESC FORM 193A JUL 94

9004708 0005020 956




indicates the point at which the signal has attained a valid level.

FIGURE 3. Load circuit and waveforms - Continued.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-91623
DAYTON, OHIO 45444	:	REVISION LEVEL C	SHEET 27

DESC FORM 193A JUL 94

7004708 0005021 892 **1**







FIGURE 3. Load circuit and waveforms - Continued.


STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-91623
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 28



JUL 94

= 9004708 0005023 665 **=**

Host interface timing (block read cycle)



Note: Although $\overline{\text{HCS}}$, $\overline{\text{HREAD}}$, and $\overline{\text{HWRITE}}$ may be totally asynchronous to the device, cycle reponses to the signals are determined by local memory cycles.

FIGURE 3. Load circuit and waveforms - Continued.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-91623
DAYTON, OHIO 45444		REVISION LEVEL C	SHEET 30

Host interface timing responses (write cycle)




FIGURE 3. Load circuit and waveforms - Continued.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-91623
DAYTON, OHIO 45444		REVISION LEVEL C	SHEET 31

Local bus timing: Bus control inputs





FIGURE 3. Load circuit and waveforms - Continued.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-91623
		REVISION LEVEL C	SHEET 32







FIGURE 3. Load circuit and waveforms - Continued.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-91623
		REVISION LEVEL C	SHEET 34

SF

ALTCH

CAS-before-RAS refresh: RAS and CASO-CAS3






FIGURE 3. $\underline{\text{Load circuit and waveforms}}$ - Continued.


STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-91623
		REVISION LEVEL C	SHEET 35

DESC FORM 193A JUL 94

= 9004708 0005029 083 **=**

Multiprocessor interface timing: GI, ALTCH, RAS, RO, and R1


04 | 01 | 02 | 03 | 04 | 01 | 02 | 03 | 04 | 01 | 02 | 03 | 04 | 01 |



Note: For the device to gain control of the local bus during a given cycle, its $\overline{\text{GI}}$ pin must be low at the start of Q1 (indicating that the bus arbitration logic is granting the bus to this processor).

FIGURE 3. Load circuit and waveforms - Continued.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-91623
		REVISION LEVEL C	SHEET 36







FIGURE 3. Load circuit and waveforms – Continued.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-91623
DAYTON, OHIO 45444		REVISION LEVEL C	SHEET 37





Video interface timing: VCLK and video outputs






FIGURE 3. Load circuit and waveforms - Continued.


STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-91623
DAYTON, OHIO 45444		REVISION LEVEL C	SHEET 38



Notes

- 1. If the falling edge of the sync signal occurs more than $t_h(VCKH-SV)$ after VCLK edge A and at least t_{SU} (SL-VCKH before edge B, the transition will be detected at edge B instead of edge A.
- 2. If the fallind edge of the sync signal occurs more than $t_h(VCKH-SV)$ after VCLK edge C and at least $t_{SU(SH-VCKH+1)}$ before edge D, the transition will be detected at edge D instead of edge C.





JUL 94

4.2 <u>Screening</u>. For device class M, screening shall be in accordance with method 5004 of MIL-SID-883, and shall be conducted on all devices prior to quality conformance inspection. For device classes Q and V, screening shall be in accordance with MIL-I-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection.

4.2.1 Additional criteria for device class M.

- a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition A or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
 - (2) $T_A = +125$ °C, minimum.
- b. Interim and final electrical test parameters shall be as specified in table II herein.

4.2.2 Additional criteria for device classes Q and V.

- a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-I-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-I-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
- b. Interim and final electrical test parameters shall be as specified in table II herein.
- c. Additional screening for device class V beyond the requirements of device class Q shall be as specified in appendix B of MIL-I-38535.
- 4.3 <u>Qualification inspection for device classes Q and V.</u> Qualification inspection for device classes Q and V shall be in accordance with MIL-I-38535. Inspections to be performed shall be those specified in MIL-I-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).
- 4.4 <u>Conformance inspection</u>. Quality conformance inspection for device class M shall be in accordance with MIL-STD-883 (see 3.1 herein) and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4). Technology conformance inspection for classes Q and V shall be in accordance with MIL-I-38535 including groups A, B, C, D, and E inspections and as specified herein except where option 2 of MIL-I-38535 permits alternate in-line control testing. For device classes Q and V only, the electrical subgroup requirements specified in Table II herein are the baseline requirements but may be modified in the device manufactureres approved QM plan.

4.4.1 Group A inspection.

- a. Tests shall be as specified in table II herein.
- b. For device class M, subgroups 7 and 8 tests shall be sufficient to verify the functionality of the device. For device classes Q and V, subgroups 7 and 8 shall include verifying the functionality of the device; these tests shall have been fault graded in accordance with MIL-STD-883, test method 5012 (see 1.5 herein).
- c. Subgroup 4 (C_{IN} and C_{OUT}) shall be measured only for the initial test and after process or design changes which may affect capacitance. A minimum sample size of five devices with zero rejects shall be required.
- 4.4.2 Group C inspection. The group C inspection end-point electrical parameters shall be as specified in table II herein.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-91623
DAYTON, OHIO 45444		REVISION LEVEL C	SHEET 41

- 4.4.2.1 Additional criteria for device class M. Steady-state life test conditions, method 1005 of MIL-STD-883:
 - a. Test condition A or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005.
 - b. $T_A = +125$ °C, minimum.
 - c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

TABLE II. Electrical test requirements.

Test requirements	Subgroups (in accordance with MIL-STD-883, TM 5005, table I)	Subgroups (in accordance with MIL-1-38535, table III)		
	Device class M	Device class Q	Device class V	
Interim electrical parameters (see 4.2)	1, 2, 3		1, 2, 3	
Final electrical . parameters (see 4.2)	1, 2, 3, 7, 8, <u>1/</u> 9, 10, 11	1, 2, 3, 7, <u>1</u> /8, 9, 10, 11	1, 2, 3, 7 <u>2</u> / 8, 9, 10, 11	
Group A test requirements (see 4.4)	1. 2. 3. 4. 7. 8. 9. 10. 11	1, 2, 3, 4, 7, 8, 9, 10, 11	1. 2. 3. 4. 7 8, 9, 10, 11	
Group C end-point electrical parameters (see 4.4)	1, 2, 3	1, 2, 3	1, 2, 3	
Group D end-point electrical parameters (see 4.4)	1, 2, 3	1, 2, 3	1, 2, 3	
Group E end-point electrical parameters (see 4.4)				

^{1/} PDA applies to subgroup 1.

- 4.4.2.2 Additional criteria for device classes Q and V. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-I-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB, in accordance with MIL-I-38535, and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005.
- 4.4.3 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table II herein.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-91623
		REVISION LEVEL C	SHEET 42

 $[\]overline{2}$ / PDA applies to subgroups 1 and 7.

- 4.4.4 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein). RHA levels for device classes Q and V shall be M, D, R, and H and for device class M shall be M and D.
 - a. End-point electrical parameters shall be as specified in table II herein.
 - b. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-I-38535, appendix A, for the RHA level being tested. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-I-38535 for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at $T_A = +25^{\circ}\text{C}$ $\pm 5^{\circ}\text{C}$, after exposure, to the subgroups specified in table II herein.
 - c. When specified in the purchase order or contract, a copy of the RHA delta limits shall be supplied.
 - 5. PACKAGING
- 5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-STD-883 (see 3.1 herein) for device class M and MIL-I-38535 for device classes Q and V.
 - NOTES
- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
 - 6.1.2 <u>Substitutability</u>. Device class Q devices will replace device class M devices.
- 6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-973 using DD Form 1692, Engineering Change Proposal.
- 6.3 <u>Record of users</u>. Military and industrial users shall inform Defense Electronics Supply Center when a system application requires configuration control and which SMD's are applicable to that system. DESC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DESC-EC, telephone (513) 296-6047.
- 6.4 <u>Comments</u>. Comments on this drawing should be directed to DESC-EC, Dayton, Ohio 45444-5270, or telephone (513) 296-5377.
- 6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-I-38535 and MIL-STD-1331 and as follows.

<u>name</u>	1/0	LOCAL MEMORY INTERFACE DESCRIPTION
ALTCH	0	Address latch. The high-to-low transitions of $\overline{\text{ALTCH}}$ can be used to capture the address and status present on the <u>LAD</u> signals. A transparent latch will maintain the current address and status as long as ALTCH remains low.
BUSFLT	I	Bus fault. External logic asserts BUSFLT high to the device to indicate that an error or fault has occurred on the current bus cycle. BUSFLT is also used with LRDY to generate externally requested bus cycle retries so that the entire memory address is presented again on the LAD pins. In the emulation mode, BUSFLT is used for write protecting mapped memory (by disabling CAS outputs for the current cycle).
DDIN	0	<u>Data bus direction in enable</u> . This active-high output is used to drive the active-high output-enables on bidirectional transceivers. The transceivers buffer data input and output on the LADO-LAD31 pins when the device is interfaced to several memories.
DOOUT	0	<u>Data bus direction output-enable</u> . This active-low signal drives the active-low output-enables on bidirectional transceivers. The transceivers buffer data input and output on the LADO-LAD31 pins.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-91623
DAYTON, OHIO 45444		REVISION LEVEL C	SHEET 43

A								
Total -memory cycle it has initiated. While LRDY remains low the device will wait, unless the device loses bus priority or is given an external REIRY request (through the BUSFLT signal). Wait states are generated in increments of one full LCRI cycle. LRDY can be driven low to extend local -memory read and write cycles, with Marserla-Indian-register transfer cycles, and DRAM refresh cycle. During internal cycles, the device ignores LRDY. Page mode. The memory decode logic asserts this signal low if the currently addressed memory supports burst (page mode) accesses. Burst accesses occur as a series of CAS cycles from a single RAS cycle to memory. LRDY is used with BUSFLT to describe the cycle termination status for a memory cycle. PGFD is also used in emulation mode for mapping memory. SIZE16 I	LADO-LAD31	1/0	address is output on LAD4-LAD31 a address is presented, LAD0-LAD31	ind the cycle sta	itus is output on LADO-LAD	3. After the		
Supports Durst (page mode) accesses. Burst accesses occur as a series of CAS cycles from a single RAS cycle to memory. LRDY is used with BUSFIT to describe the cycle termination status for a memory cycle. PCMD is also used in emulation mode for mapping memory. STZEI6 1 Bus size. The memory decode logic may pull this signal low if the currently addressed memory or port supports only 16-bit transfers. SIZEI6 can also be used to determine which 16 bits of the data bus are used for a data transfer. In the emulation mode, SIZEI6 is used to select the size of mapped memory. DRAM and VRAM CONTROL CAND 1 Column-address mode. This input dynamically shifts the column address on the RCAO-RCA12 bus to allow the mixing of DRAM and VRAM address matrices using the same multiplexed address RCAO-RCA12 signals. CASO-CAS3 0 4 column-address strobes. The CAS outputs drive the CAS inputs of DRAMs and VRAMs. These signals strobe the column address on RCAO-RCA12 to the memory. The four CAS strobes provide byte write-access to the memory. RRS 0 Row-address strobe. The RAS output drives the RAS inputs of DRAMs and VRAMs. This signal strobes the row address on RCAO-RCA12 to memory. RCAO-RCA12 0 Bit multiplexed row-address of DRAMs is present on RCAO-RCA12. The row address contains the most significant address bits for the memory. As the cycle progresses, the memory access cycle, the row address of DRAMs is present on RCAO-RCA12. The row address contains the most significant address this for the memory. As the cycle progresses, the memory and column drims depend on the memory configuration (set by RCMO and RCM1 in the CONFIG register) and the state of CAMD during the access. RCAO is the LSB and RCA12 is the MSB. SF 0 Special-function pin. This is the special-function signal to 1 M VRAMs that allows the use of block write, load write mask, load color mask, and write using write mask. This signal is also used to differentiate instructions and addresses for the coprocessor is part of the local interface of the device. During a local-	LRDY	I	the device loses bus priority or is given an external RETRY request (through the BUSFLT signal). Wait states are generated in increments of one full LCLK1 cycle. LRDY can be driven low to extend local-memory read and write cycles, VRAM serial-data-register transfer					
Or port supports only 16-bit transfers. SIZE16 can also be used to determine which 16 bits of the data bus are used for a data transfer. In the emulation mode, SIZE16 is used to select the size of mapped memory. DRAM and VRAM CONTROL. CAMO I Column-address mode. This input dynamically shifts the column address on the RCAO-RCA12 bus to allow the mixing of DRAM and VRAM address matrices using the same multiplexed address RCAO-RCA12 signals. CASO-CAS3 O 4 column-address strobes. The CAS outputs drive the CAS inputs of DRAMs and VRAMs. These signals strobe the column address on RCAO-RCA12 to the memory. The four CAS strobes provide byte write-access to the memory. RCAO-RCA12 O Row-address strobe. The RAS output drives the RAS inputs of DRAMs and VRAMs. This signal strobes the row address on RCAO-RCA12 to memory. RCAO-RCA12 O 13 multiplexed row-address/column-address signals. At the beginning of a memory-access cycle, the row address for DRAMs is present on RCAO-RCA12. The row address contains the most significant address bits for the memory. As the cycle progresses, the memory column address is placed on RCAO-RCA12. The addresses that are actually output during row and column times depend on the memory configuration (set by RCMO and RCM1 in the COMF16 register) and the state of CAMD during the access. RCAO is the LSB and RCA12 is the MSB. SF O Special-function pin. This is the special-function signal to 1 M VRAMs that allows the use of block write, load write mask, load color mask, and write using write mask. This signal is also used to differentiate instructions and addresses for the coprocessor interface. TR/QE O Transfer/output-enable. This signal drives the TR/QE input of VRAMs. During a local-memory read cycle, TR/QE functions as an active-low output-enable to agate from memory to LAOO-LAO31. During special VRAM function cycles, TR/QE controls the type of cycle that is performed. ME O MicroCIRCUIT DRAMING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 454444 REVISION LEVEL SHEET.	PGMD	I	supports burst (page mode) access single RAS cycle to memory. LRDY status for a memory cycle.	single RAS cycle to memory. LRDY is used with BUSFLT to describe the cycle <u>term</u> ination status for a memory cycle.				
CAMO 1 Column-address mode. This input dynamically shifts the column address on the RCAO-RCA12 bus to allow the mixing of DRAM and VRAM address matrices using the same multiplexed address RCAO-RCA12 signals. CASO-CAS3 0 4 column-address strobes. The CAS outputs drive the CAS inputs of DRAMs and VRAMs. These signals strobe the column address on RCAO-RCA12 to the memory. The four CAS strobes provide byte write-access to the memory. RRAS 0 Row-address strobe. The RAS output drives the RAS inputs of DRAMs and VRAMs. This signal strobes the row address on RCAO-RCA12 to memory. RCAO-RCA12 0 13 multiplexed row-address/column-address signals. At the beginning of a memory-access cycle, the row address for DRAMs is present on RCAO-RCA12. The row address contains the most significant address bits for the memory. As the cycle progresses, the memory column address is placed on RCAO-RCA12. The addresses that are actually output during row and column times depend on the memory configuration (set by RCMO and RCMI in the COMFIG register) and the state of CAMD during the access. RCAO is the LSB and RCA12 is the MSB. SF 0 Special-function pin. This is the special-function signal to 1 M VRAMs that allows the use of block write, load write mask, load color mask, and write using write mask. This signal is also used to differentiate instructions and addresses for the coprocessor as part of the coprocessor interface. TR/QE 0 Transfer/output-enable. This signal drives the TR/QE input of VRAMs. During a local-memory read cycle, TR/QE functions as an active-low output-enable to gate from memory to LADO-LAD31. During special VRAM function cycles, TR/QE controls the type of cycle that is performed. ME 0 Write enable. The active-low write-enable to static memories and other devices connected to the local interface of the device. During a local-memory write cycle, ME remains_inactive high while CAS is strobed active low. During a local-memory write cycle, ME remains_inactive high while CAS is strobed active low. During a local-m	SIZE16	I	or port supports only 16-bit tran of the data bus are used for a da	nsfers. SIZE16 c nta transfer. In	an also be used to determ	ine which 16 bits		
TO allow the mixing of DRAM and VRAM address matrices using the same multiplexed address RCAO-RCA12 signals. CASO-CAS3 0 4. Column-address strobes. The CAS outputs drive the CAS inputs of DRAMs and VRAMs. These signals strobe the column address on RCAO-RCA12 to the memory. The four CAS strobes provide byte write-access to the memory. RAS 0 Row-address strobe. The RAS output drives the RAS inputs of DRAMs and VRAMs. This signal strobes the row address on RCAO-RCA12 to memory. RCAO-RCA12 0 13 multiplexed row-address/column-address signals. At the beginning of a memory-access cycle, the row address of DRAMs is present on RCAO-RCA12. The row address contains the most significant address bits for the memory. As the cycle progresses, the memory column address is placed on RCAO-RCA12. The row address contains the most significant address bits for the memory. As the cycle progresses, the memory column address is placed on RCAO-RCA12. The row address contains the most significant address bits for the memory. As the cycle progresses, the memory column address is placed on RCAO-RCA12. The row address contains the most significant address bits for the memory. As the cycle progresses, the memory column address is placed on RCAO-RCA12. The row address contains the most of the cycle of CAMD during the access. RCAO is the LSB and RCA12 is the MSB. SF 0 Special-function pin. This is the special-function signal to 1 M VRAMs that allows the use of block write, load write mask, load color mask, and write using write mask. This signal is also used to differentiate instructions and addresses for the coprocessor as part of the coprocessor interface. TR/QE 0 Iransfer/output-enable. This signal drives the TR/QE input of VRAMs. During a local-memory read cycle, that is performed. ME 0 Write enable. The active low WE output drives the WE input of DRAMs and VRAMs. WE can also be used as the active-low write-enable to static memories and other devices connected to the local interface of the device. During a local-memory write cycle,			DRAM and	VRAM CONTROL				
Signals strobe the column address on RCAO-RCA12 to the memory. The four CAS strobes provide byte write-access to the memory. RCAO - RC	CAMD	I	to allow the mixing of DRAM and VRAM address matrices using the same multiplexed address					
RCAO-RCA12 O 13 multiplexed row-address/column-address signals. At the beginning of a memory-access cycle, the row address for DRAMs is present on RCAO-RCA12. The row address contains the most significant address bits for the memory. As the cycle progresses, the memory column address is placed on RCAO-RCA12. The addresses that are actually output during row and column times depend on the memory configuration (set by RCMO and RCM1 in the COMFIG register) and the state of CAMD during the access. RCAO is the LSB and RCA12 is the MSB. SF O Special-function pin. This is the special-function signal to 1 M VRAMs that allows the use of block write, load write mask, load color mask, and write using write mask. This signal is also used to differentiate instructions and addresses for the coprocessor as part of the coprocessor interface. TR/QE O Transfer/output-enable. This signal drives the TR/QE input of VRAMs. During a local-memory read cycle, IR/QE functions as an active-low output-enable to gate from memory to LADO-LAD31. During special VRAM function cycles, IR/QE controls the type of cycle that is performed. WE O Write enable. The active low WE output drives the WE inputs of DRAMs and VRAMs. WE can also be used as the active-low write-enable to static memories and other devices connected to the local interface of the device. During a local-memory read cycle, WE remains_ inactive high while CAS is strobed active low. During a local-memory write cycle, WE is strobed active low before CAS_ During VRAM serial-data-register transfer cycles, the state of WE at the falling edge of RAS controls the direction of the transfer. STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 REVISION LEVEL SHEET	CASO-CAS3	0	signals strobe the column address on RCAO-RCA12 to the memory. The four CAS strobes provide					
Cycle, the row address for DRAMs is present on RCAO-RCA12. The row address contains the most significant address bits for the memory. As the cycle progresses, the memory column address is placed on RCAO-RCA12. The addresses that are actually output during row and column times depend on the memory configuration (set by RCMO and RCM1 in the CONFIG register) and the state of CAMD during the access. RCAO is the LSB and RCA12 is the MSB. SF 0 Special-function pin. This is the special-function signal to 1 M VRAMs that allows the use of block write, load write mask, load color mask, and write using write mask. This signal is also used to differentiate instructions and addresses for the coprocessor as part of the coprocessor interface. TR/QE 0 Transfer/output-enable. This signal drives the TR/QE input of VRAMs. During a local-memory read cycle, TR/QE functions as an active-low output-enable to gate from memory to LADO-LAD31. During special VRAM function cycles, TR/QE controls the type of cycle that is performed. WE 0 Write enable. The active low WE output drives the WE inputs of DRAMs and VRAMs. WE can also be used as the active-low write-enable to static memories and other devices connected to the local interface of the device. During a local-memory write cycle, WE remains inactive high while CAS is_strobed active low. During a local-memory write cycle, WE remains inactive high while CAS is_strobed active low. During a local-memory write cycle, WE remains inactive high while CAS is_strobed active low. During a local-memory write cycle, WE remains inactive high while CAS is_strobed active low. During a local-memory write cycle, WE remains inactive high while CAS is_strobed active low. During a local-memory write cycle, WE at the falling edge of RAS controls the direction of the transfer. STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 REVISION LEVEL SHEET	RAS	0						
Of block write, load write mask, load color mask, and write using write mask. This signal is also used to differentiate instructions and addresses for the coprocessor as part of the coprocessor interface. TR/QE 0 Transfer/output-enable. This signal drives the TR/QE input of VRAMs. During a local-memory read cycle, TR/QE functions as an active-low output-enable to gate from memory to LADO-LAD31. During special VRAM function cycles, TR/QE controls the type of cycle that is performed. WE 0 Write enable. The active low WE output drives the WE inputs of DRAMs and VRAMs. WE can also be used as the active-low write-enable to static memories and other devices connected to the local interface of the device. During a local-memory read cycle, WE remains inactive high while CAS is_strobed active low. During a local-memory write cycle, WE is strobed active low before CAS. During VRAM serial-data-register transfer cycles, the state of WE at the falling edge of RAS controls the direction of the transfer. STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 REVISION LEVEL SHEET	RCAO-RCA12	0	cycle, the row address for DRAMs is present on RCAO-RCA12. The row address contains the most significant address bits for the memory. As the cycle progresses, the memory column address is placed on RCAO-RCA12. The addresses that are actually output during row and column times depend on the memory configuration (set by RCMO and RCMI in the CONFIG register) and the					
read cycle, TR/QE functions as an active-low output-enable to gate from memory to LADO-LAD31. During special VRAM function cycles, TR/QE controls the type of cycle that is performed. WE 0 Write enable. The active low WE output drives the WE inputs of DRAMs and VRAMs. WE can also be used as the active-low write-enable to static memories and other devices connected to the local interface of the device. During a local-memory read cycle, WE remains inactive high while CAS is strobed active low. During a local-memory write cycle, WE is strobed active low before CAS. During VRAM serial-data-register transfer cycles, the state of WE at the falling edge of RAS controls the direction of the transfer. STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 REVISION LEVEL SHEET	SF	0	of block write, load write mask, load color mask, and write using write mask. This signal is also used to differentiate instructions and addresses for the coprocessor as part of the					
be used as the active-low write-enable to static memories and other devices connected to the local interface of the device. During a local-memory read cycle, WE remains inactive high while CAS is_strobed active low. During a local-memory write cycle, WE is strobed active low before CASDuring VRAM serial-data-register transfer cycles, the state of WE at the falling edge of RAS controls the direction of the transfer. STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 REVISION LEVEL SHEET	TR/QE	0	read cycle, TR/QE functions as an	active-low outp	ut-enable to gate from men	mory to LADO-LAD31.		
MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 REVISION LEVEL SHEET	be used as the active-low write-enable to static memories and other <u>devices</u> connected to the local interface of the device. During a local-memory read cycle, WE remains inactive high while CAS is <u>strobed</u> active low. During a local-memory write cycle, WE is <u>strobed</u> active low before CAS. During VRAM serial-data-register transfer cycles, the state of WE at the falling							
MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 REVISION LEVEL SHEET								
DAYTON, OHIO 45444 REVISION LEVEL SHEET	Deben	MICROC	IRCUIT DRAWING			5962-91623		
	DEFEN							

		HOST	INTERFACE				
HA5-HA31	Ĭ	27 host-address input signals. A host can access a long word by placing the address on these lines. HA5-HA31 correspond to the LAD5-LAD31 signals that output the address to the local memory.					
HBS0-HBS3	I	4 host byte-selects. The byte-selects identify which bytes within the long word are being selected.					
HCS	I	Host chip select. A host drives this signal low to latch the current host address present on HA5-HA31 and the host byte-selects on HBS0-HBS3. This signal also enables host access cycles to the device I/O registers or local memory. During the low-to-high transition of RESET, the level on the HCS input determines whether the device is halted (HCS is high for host-present mode) or whether it begins executing it's reset service routine (HCS is low for self-bootstrap mode).					
HDST	0	Host data latch strobe. The ris address space to the external hos conjunction with HRDY to indicate	st data latch on	host read access. It can	be used in		
HINT	0	Host interrupt. This signal allo in the HSTCTLL I/O register. The or RETRY occurs due to a host acc	is signal can als	interrupt a host by sett to be used to interrupt th	ing the INTOUT bit e host if a BUSFLT		
HOE	0	Host data latch output-enable. This signal enables data from host data latches to the device local address space on host write cycles. HOE can be used in conjunction with HRDY to indicate data has been written to memory from the external data latch.					
HRDY	0	Host ready. This signal is normally low and goes high to indicate that the device is ready to complete a host-initiated read or write cycle. If the device is ready to accept the access request, HRDY is driven high and the host can proceed with the access. A host can use HRDY logically combined with HDST and HOE to determine when the local bus access cycles have completed.					
HREAD	I	<u>Host read strobe</u> . This signal is driven low during a read request from a host processor. This notifies the <u>device</u> that the host is requesting access to the <u>I/O</u> registers or to local memory. HREAD should not be asserted at the same time the HWRITE is asserted.					
HWRITE	I	Host write strobe. This signal is driven low to indicate a write request by a host processor. This identifies the device that a write request is pending. The rising edge of HWRITE is used to indicate that the host has latched data to be written in the external data transceivers. HWRITE should not be asserted at the same time HREAD is asserted.					
		SYSTEM	1 CONTROL				
CLKIN	I	<u>Clock Input</u> . This system input of processor functions in the device (VCLK) controls the video timing	are synchronous	 A separate asynchronous 	s, to which all s input clock		
LCLK1, LCLK2	LCLK1, LCLK2 0 Local output clocks. These two clocks are 90 degrees out of phase with each other. They provide convenient synchronous control of external circuitry to the internal timing. All signals output from the device (except the CRT timing signals) are synchronous to these clocks.						
LINT1, LINT2	LINT1, LINT2 I Local inteterupt requests. Interrupts from external devices are transmitted to this device on LINT1 and LINT2. Each local interrupt signal activates the request from one of two interrupt request level. An external device generates an interrupt request by driving the appropriate interrupt request pin to its active (low) state. The signal should remain low until the device recognizes it. These signals can be applied asynchronously to the device as they are synchronized internally before use.						
DEFENS	MICROCI E ELECT	STANDARD ERCUIT DRAWING RONICS SUPPLY CENTER	SIZE A		5962-91623		
	DAYTON	, OHIO 45444		REVISION LEVEL	SHEET 45		

RESET	I	System reset. During normal operation, RESET is driven low to reset the device. When RESET is asserted low, the device's internal registers are set to an initial known state and all output and bidirectional pins are driven either to inactive levels or to a high-impedance state. The device's behavior following reset depends on the level of the HCS input just before the low-to-high transition of RESET. If HCS is low, the device begins executing the instructions pointed to by the reset vector. If HCS is high, the device is halted until a host processor writes a 0 to the HLT bit in the HSTCTLL register.					
		. Р	OWER				
V _{CC} 1/	I	Nominal 5-volt power supply input	ts. 5 pins on QF	P; 9 pins on PGA.			
V _{SS} <u>1</u> /	I	Electrical ground inputs. 9 pins	on QFP; 17 pins	on PGA.			
EMUO-2	1	Emulation pins 0-2.					
EMU3	0	Emulation pin 3.					
		MULTIPROCES	SSOR INTERFACE				
রা	I	Bus grant input. External bus an access to the local-memory bus. another device can access the bus	The device must	drives $\overline{\text{GI}}$ low to enable the release the bus if $\overline{\text{GI}}$ is \mathbb{R}	he device to ga in high so that		
R1, R0	0	Bus request and control. These two signals indicate a request for use of the bus in a multiprocessor system; they are decoded as shown below: R1 R0 Bus request type L L High-priority bus request L H Bus cycle termination H L Low priority bus request H H No bus request pending					
	A high-priority bus request provides for VRAM serial-data-register transfer cycles (midline or blanked), DRAM refresh (when 12 or more refresh cycles are pending), or a host-initiated access. The external arbitration logic should grant the request as soon as possible by asserting $\overline{\text{GI}}$ low.						
		A low-priority bus request is use less than 12 refresh cycles are p		CPU-requested access and	DRAM refresh (when		
		Bus cycle termination status is provided so that the arbitration logic can determine that the device currently accessing the bus is completing an access and other devices may compete for the next bus cycle. A no bus request pending status is output when the currently active device does not require the bus on subsequent cycles.					
		VIDEO	INTERFACE				
CBLNK/VBLNK	CBLNK/VBLNK 0 Composite blanking/vertical blanking. This signal can be programmed to select one of two blanking functions: Composite blanking for blanking the display during both horizontal and vertical retrace in composite-sync video mode. Vertical blanking for blanking the display during vertical retrace in separate-sync-video mode. Immediately following reset, this signal is configured as a CBLNK output.						
$\underline{1}$ / For proper	r device o	peration, all $v_{ m CC}$ and $v_{ m SS}$ pins must	be connected ex	ternally.			
Depend	MICROC	STANDARD IRCUIT DRAWING	SIZE A		5962-91623		
DELENS		RONICS SUPPLY CENTER 1, OHIO 45444		REVISION LEVEL	SHEET 46		

CSYNC/HBLNK I/O

<u>Composite sync/horizontal blanking</u>. This signal can be programmed to select one of two functions:

Composite sync (either input or output as set by a control bit in the DPYCTL register)

in composite-sync video mode:

Input: Extracts HSYNC and VSYNC from externally generated horizontal sync pulses.

Output: Generates active-low composite-sync pulses from either externally generated HSYNC and VSYNC signals or signals generated by the device's on-chip video timers. Horizontal blank (output only) for blanking the display during horizontal retrace in separate-sync-video mode.

Immediately following reset, this signal is configured as a CSYNC input.

HSYNC I/O

Horizontal sync. HSYNC is the horizontal sync signal that controls external video circuitry. This signal can be programmed to be either an input or an output by modifying a control bit in the DPYCTL register.

As an output, HSYNC is the active-low horizontal sync signal generated by the device's

on-chip video timers.

As an input, HSYNC synchronizes the devices's video-control registers to externally generated horizontal sync pulses. The actual synchronization can be programmed to begin at any VCLK cycle; this allows for any external pipelining of signals.

Immediately following reset, HSYNC is configured as an input.

- SCLK I Serial data clock. This signal is the same as the signal that drives VRAM serial data registers. This allow the device to track the VRAM serial data register count, providing serial register transfer and midline reload cycles. (SCLK may be asynchronous to VCLK; however, it typically has a frequency that is a multiple of the VCLK frequency).
- VCLK I <u>Video clock</u>. This clock is derived from a multiple of the video system's dotclock and is used internally to drive the video timing logic.
- VSYNC I/O Vertical sync. VSYNC is the vertical sync signal that controls external video circuitry. This signal can be programmed to be either an input or an output by modifying a control bit in the DPYCTL register.

 As an output, VSYNC is the active-low vertical sync signal generated by the device's on-chip video timers. As an input, VSYNC synchronizes the devices's video-control registers to externally generated vertical sync pulses. The actual synchronization can be programmed to begin at any horizontal line; this allows for any external pipelining of signals.

 Immediately following reset, VSYNC is configured as an input.
- 6.6 One part one part number system. The one part one part number system described below has been developed to allow for transitions between identical generic devices covered by the three major microcircuit requirements documents (MIL-H-38534, MIL-I-38535, and 1.2.1 of MIL-STD-883) without the necessity for the generation of unique PIN's. The three military requirements documents represent different class levels, and previously when a device manufacturer upgraded military product from one class level to another, the benefits of the upgraded product were unavailable to the Original Equipment Manufacturer (OEM), that was contractually locked into the original unique PIN. By establishing a one part number system covering all three documents, the OEM can acquire to the highest class level available for a given generic device to meet system needs without modifying the original contract parts selection criteria.

Military documentation format	Example PIN under new system	Manufacturing source listing	Document listing
New MIL-H-38534 Standardized Military Drawings	5962-XXXXXZZ(H or K)YY	QML-38534	MIL-BUL-103
New MIL-I-38535 Standardized Military Drawings	5962-XXXXXZZ(Q or V)YY	QML-38535	MIL-BUL-103
New 1.2.1 of MIL-STD-883 Standardized Military Drawings	5962-XXXXXZZ(M)YY	MIL-BUL-103	MIL-BUL-103

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-91623
		REVISION LEVEL C	SHEET 47

6	. 7	Sources	of	supp	ly.

- 6.7.1 Sources of supply for device classes Q and V. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DESC-EC and have agreed to this drawing.
- 6.7.2 <u>Approved sources of supply for device class M</u>. Approved sources of supply for class M are listed in MIL-BUL-103. The vendors listed in MIL-BUL-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DESC-EC.
- $\underline{1}\textsc{f}$ For proper device operation, all V_{CC} and V_{SS} pins must be connected externally.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-91623
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 48