			<del></del>		-			RI	EVISIO	ONS				J. 17				-			
LTR					DE	SCRI	PTION	1					DA	TE (YF	R-MO-D	A)		APPR	OVED		
Α	Add	device	type 0	)2. Edi	itorial	chang	es thro	oughou	ut.				97-05	5-23			M. L.	Poelk	ing		
REV																					
SHEET	1																				
REV	A	A 40	A 47	A 40	A 10	A 20	A 21														
SHEET	15	16	17	18 RE	19	20	A	A	A	A	A	A	A	A	A	Α	A	A	A	A	
OF SHEETS				<u> </u>	EET		1	2	3	4	5	6	7	8	9	10	11	12	13	14	
PMIC N/A	NDA			<del> </del>	PARE		'. Ngu	yen				DEFE				ITER, HO 4		JMBU:	s		
STA MICRO DR		CU	T	CHE	CKE Th	BY anh V	/. Ngu	yen		MICROCIRCUIT, DIGITAL, ADVANCED BIPOLAR CM					MOS,						
FOR	AILABL JSE BY	.E ′ ALL		APPROVED BY 16-BIT BUS TRANSCEIVER AND RE				APPROVED BY Monica L. Poelking  16-BIT BUS TRANSCEIVER AND REGI THREE-STATE OUTPUTS, TTL COMP.				APPROVED BY  Monica L. Poelking  16-BIT BUS TRANSCEIVER AND REGION THREE-STATE OUTPUTS, TTL COMP.			16-BIT BUS TRANSCEIVER AND REGISTE THREE-STATE OUTPUTS, TTL COMPATIB			EGISTER WITH			ITS,
AND AGE DEPARTME		OF T		<u> </u>		94-	07-22	L DAT	re	SIZ	E <b>A</b>	l	SE COI			59	962	-94	502		
Af	MSC N	'A		REV	/ISION	LEVE	A				EET	1	_	OF	:	21	-				

DSCC FORM 2233

**APR 97** 


<u>DISTRIBUTION STATEMENT A.</u> Approved for public release; distribution is unlimited.

5962-E191-97

9004708 0028759 765

# 1. SCOPE

- 1.1 <u>Scope</u>. This drawing documents two product assurance class levels consisting of high reliability (device classes Q and M) and space application (device class V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN.
  - 1.2 PIN. The PIN is as shown in the following example:



- 1.2.1 RHA designator. Device classes Q and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. Device class M RHA marked devices meet the MIL-PRF-38535, appendix A specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.
  - 1.2.2 <u>Device type(s)</u>. The device type(s) identify the circuit function as follows:

Device type	Generic number	<u>Circuit function</u>
01	54ABT16646	16-bit bus transceiver and register with three-state outputs, TTL compatible inputs
02	54ABT16646	16-bit bus transceiver and register with three-state outputs, TTL compatible inputs

1.2.3 <u>Device class designator</u>. The device class designator is a single letter identifying the product assurance level as follows:

Device class

Device requirements documentation

М

Vendor self-certification to the requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535,

appendix A

Q or V

Certification and qualification to MIL-PRF-38535

1.2.4 <u>Case outline(s)</u>. The case outline(s) are as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	<u>Terminals</u>	<u>Package style</u>
X	GDFP1-F56	56	Flat pack

1.2.5 <u>Lead finish</u>. The lead finish is as specified in MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-94502
DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO 43216		REVISION LEVEL A	SHEET 2

DSCC FORM 2234 APR 97

**9004708 0028760 487** 

1.3 Absolute maximum ratings. 1/2/3/	
Supply voltage range (V <sub>CC</sub> )  DC input voltage range (I/O port) (V <sub>IN</sub> )  DC input voltage range (except I/O port) (V <sub>IN</sub> )  DC output voltage range (V <sub>OUT</sub> )  DC output current (I <sub>OL</sub> ) (per output)  DC input clamp current (I <sub>IK</sub> ) (V <sub>IN</sub> < 0.0 V)  DC output clamp current (I <sub>OK</sub> ) (V <sub>OUT</sub> < 0.0 V)  V <sub>CC</sub> current (I <sub>VCC</sub> )  Ground current (I <sub>GND</sub> )  Storage temperature range (T <sub>STG</sub> )  Lead temperature (soldering, 10 seconds)  Thermal resistance, junction-to-case (Θ <sub>JC</sub> )  Junction temperature (T <sub>J</sub> )  Maximum power dissipation at (P <sub>D</sub> )  1.4 Recommended operating conditions. 2/ 3/	-0.5 V dc to +7.0 V dc <u>4</u> / -0.5 V dc to +5.5 V dc <u>4</u> / +96 mA -18 mA -50 mA 514 mA 1056 mA -65°C to +150°C +300°C See MIL-STD-1835 +175°C
Supply voltage range (V <sub>CC</sub> ) Input voltage range (V <sub>IN</sub> ) Output voltage range (V <sub>OUT</sub> ) Minimum high level input voltage (V <sub>IH</sub> ) Maximum low level input voltage (V <sub>IL</sub> ) Maximum high level output current (I <sub>OH</sub> ) Maximum low level output current (I <sub>OL</sub> ) Maximum input rise and fall rate (Δt/ΔV)(outputs enabled) Operating case temperature range (T <sub>C</sub> )  1.5 Digital logic testing for device classes Q and V.	0.0 V dc to V <sub>CC</sub> 0.0 V dc to V <sub>CC</sub> 2.0 V 0.8 V -24 mA 48 mA 10 ns/V

logic tests (MIL-STD-883, test method 5012) ...... XX percent 6/

- Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.
- 2/ Unless otherwise noted, all voltages are referenced to GND.

Fault coverage measurement of manufacturing

- 3/ The limits for the parameters specified herein shall apply over the full specified V<sub>CC</sub> range and case temperature range of -55°C to +125°C.
- 4/ The input negative voltage rating may be exceeded provided that the input clamp current rating is observed.
- 5/ Power dissipation values are derived using the formula P<sub>D</sub> = V<sub>CC</sub>I<sub>CC</sub> + nV<sub>OL</sub>I<sub>OL</sub>, where V<sub>CC</sub> and I<sub>OL</sub> are as specified in 1.4 above, I<sub>CC</sub> and V<sub>OL</sub> are as specified in table I herein, and n represents the total number of outputs.
- 6/ Values will be added when they become available.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-94502
DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO 43216	·	REVISION LEVEL A	SHEET 3

DSCC FORM 2234 APR 97

**9**004708 0028761 313 **1** 

#### 2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those listed in the issue of the Department of Defense Index of Specifications and Standards (DoDISS) and supplement thereto, cited in the solicitation.

# **SPECIFICATION**

MILITARY

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

#### **STANDARDS**

#### **MILITARY**

MIL-STD-883 - Test Methods and Procedures for Microelectronics.

MIL-STD-973 - Configuration Management. MIL-STD-1835 - Microcircuit Case Outlines.

# **HANDBOOK**

#### **MILITARY**

MIL-HDBK-103 - List of Standard Microcircuit Drawings (SMD's).

MIL-HDBK-780 - Standard Microcircuit Drawings.

(Unless otherwise indicated, copies of the specification, standards, and handbooks are available from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

#### 3. REQUIREMENTS

- 3.1 <u>Item requirements</u>. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for device class M shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein.
- 3.2 <u>Design construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and V or MIL-PRF-38535, appendix A and herein for device class M.
  - 3.2.1 Case outline. The case outline shall be in accordance with 1.2.4 herein.
  - 3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 1.
  - 3.2.3 <u>Truth table</u>. The truth table shall be as specified on figure 2.
  - 3.2.4 Logic diagram. The logic diagram shall be as specified on figure 3.
- 3.2.5 Ground bounce load circuit and waveforms. The ground bounce load circuit and waveforms shall be as specified on figure 4.
- 3.2.6 Switching waveforms and test circuit. The switching waveforms and test circuit shall be as specified on figure 5.
- 3.2.7 Radiation exposure circuit. The radiation exposure circuit shall be as specified when available.
- 3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full case operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are defined in table I.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>	·	5962-94502
DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO 43216		REVISION LEVEL A	SHEET 4

DSCC FORM 2234 APR 97

**9004708 0028762 25T** 

- 3.5 Marking. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked as listed in MIL-HDBK-103. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535. Marking for device class M shall be in accordance with MIL-PRF-38535, appendix A.
- 3.5.1 <u>Certification/compliance mark</u>. The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-PRF-38535. The compliance mark for device class M shall be a "C" as required in MIL-PRF-38535, appendix A.
- 3.6 <u>Certificate of compliance</u>. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6.2 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and herein or for device class M, the requirements of MIL-PRF-38535, appendix A and herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 or for device class M in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 <u>Notification of change for device class M</u>. For device class M, notification to DSCC-VA of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change as defined in MIL-STD-973.
- 3.9 <u>Verification and review for device class M.</u> For device class M, DSCC, DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
- 3.10 <u>Microcircuit group assignment for device class M.</u> Device class M devices covered by this drawing shall be in microcircuit group number 126 (see MIL-PRF-38535, appendix A).
  - 4. QUALITY ASSURANCE PROVISIONS
- 4.1 <u>Sampling and inspection</u>. For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. For device class M, sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.
- 4.2 <u>Screening</u>. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection.
  - 4.2.1 Additional criteria for device class M.
    - a. Burn-in test, method 1015 of MIL-STD-883.
      - (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015 of MIL-STD-883.
      - (2)  $T_A = +125^{\circ}C$ , minimum.
    - b. Interim and final electrical test parameters shall be as specified in table II herein.

STANDARD
MICROCIRCUIT DRAWING
DEFENSE SUPPLY CENTER, COLUMBUS
COLUMBUS, OHIO 43216

SIZE
A

5962-94502

REVISION LEVEL
A

5

SHEET
A

5

DSCC FORM 2234 APR 97

**==** 9004708 0028763 196 **==** 

Test and MIL-STD-883	Symbol	Test condition		Device type	Vcc	Group A subgroups	Lim	its <u>3</u> /	Unit
test method 1/		-55°C ≤ T <sub>C</sub> ≤ +4.5 V < V <sub>CC</sub> unless otherwise	≤ +5.5 V e specified	туре		Subgroups	Min	Max	
High level output	v <sub>OH</sub>	For all inputs affecting output under test	I <sub>OH</sub> = -3.0 mA	All	4.5 V	1, 2, 3	2.5		٧
voltage 3006		V <sub>IN</sub> = 2.0 V or 0.8 V		_	5.0 V	1, 2, 3	3.0		
			I <sub>OH</sub> = -24.0 mA	A 4.5	4.5 V	1, 2, 3	2.0		
Low level output voltage 3007	VOL	For all inputs affecting under test, V <sub>IN</sub> = 2.0 lol ol	output V or 0.8 V	All	4.5 V	1, 2, 3		0.55	٧
Negative input clamp voltage 3022	V <sub>IC-</sub>	For input under test, I	N = -18 mA	All	4.5 V	1, 2, 3		-1.2	٧
Input current high	ΊΗ	For input under	Control pins	01	5.5 V	1, 2, 3		1.0	μА
3010	<u>4</u> /	test, V <sub>IN</sub> = V <sub>CC</sub>		02		1, 2, 3		2.0	
			A or B ports	01	5.5 V	1, 2, 3		20.0	
				02		1, 2, 3		100.0	
Input current low	1 <sub>IL</sub>	For input under	Control pins	01	5.5 V	1, 2, 3		-1.0	μA
3009	4/	test, V <sub>IN</sub> = 0.0 V		02		1, 2, 3		-2.0	
			A or B ports	01	5.5 V	1, 2, 3		-20.0	1
				02		1, 2, 3		-100.0	
Three-state output leakage current high	I <sub>OZH</sub>	For control inputs affect under test, V <sub>IN</sub> = 2.0	For control inputs affecting outputs under test, V <sub>IN</sub> = 2.0 V or 0.8 V V <sub>OUT</sub> = 2.7 V		5.5 V	1, 2, 3		10.0	μA
3021		.001		02		1, 2, 3		50.0	<u> </u>
Three-state output leakage current low	I <sub>OZL</sub>	For control inputs afferunder test, V <sub>IN</sub> = 2.0 V <sub>OUT</sub> = 0.5 V	cting outputs V or 0.8V	01	5.5 ∨	1, 2, 3		-10.0	μΑ
3020				02		1, 2, 3		-50.0	
Off-state leakage current	OFF	For input or output und V <sub>IN</sub> or V <sub>OUT</sub> = 4.5 V All other pins at 0.0 V	der test	All	0.0 V	1		±100	μΔ
Output high-state leakage current	ICEX	For output under test, Outputs at high logic s		All	5.5 V	1, 2, 3		50.0	μA
Output current 3011	[6/  0/	V <sub>OUT</sub> = 2.5 V		All	5.5 V	1, 2, 3	-50	-180	m/
Quiescent supply current delta,	ΔICC	For input under test, Y	V <sub>IN</sub> = 3.4 V	01	5.5 V	1, 2, 3		50.0	μA
TTL input levels 3005	Z/	. or all other impate, v		02				2.5	m/
See footnotes at end	of table.								
	-	DARD		SIZE				5962-9	450
		JIT DRAWING ENTER, COLUMBUS	<del>                                     </del>		DE/ACI	ON LEVEL		SHEET	

9004708 0028764 022

TABLE I. <u>Electrical performance characteristics</u> - Continued. Test and Symbol Test conditions 2/ Device V<sub>CC</sub> Group A Limits 3/ Unit  $-55^{\circ}$ C  $\leq$  T<sub>C</sub>  $\leq$  +125 $^{\circ}$ C +4.5 V  $\leq$  V<sub>CC</sub>  $\leq$  +5.5 V unless otherwise specified MIL-STD-883 subgroups type test method 1/ Max Min 5.5 V 1, 2, 3 Quiescent supply For all inputs, Outputs All 2.0 mΑ ССН V<sub>IN</sub> = V<sub>CC</sub> or GND I<sub>OUT</sub> = 0.0 A A or B ports current high 3005 32.0 **Outputs low** 01 mΑ CCL 60.0 mΑ 02 Outputs Αll 2.0 mΑ <sup>l</sup>ccz disabled T<sub>C</sub> = +25°C 5.0 V Input capacitance Αll 4 10.5 рF CIN 3012 See 4.4.1c рF I/O capacitance  $T_C = +25^{\circ}C$ 01 5.0 V 4 14.5 CIVO 3012 See 4.4.1c рF 02 5.0 V 4 15.0 A or B ports  $V_{IH} = 3.0 \text{ V}, V_{IL} = 0.0 \text{ V}$   $T_A = +25^{\circ} \text{ C}$ Low level ground V<sub>OLP</sub> 01 5.0 V 4 880 mV bounce noise mV 02 5.0 V 4 1000 See figure 4 See 4.4.1d Low level ground 5.0 V 4 -1250 mV V<sub>OLV</sub> 01 bounce noise 5.0 V 4 -1500 mV 02 High level V<sub>CC</sub> 5.0 V 4 1375 mV VOHP 8/ bounce noise 02 5.0 V 4 1500 mV High level  $V_{CC}$ -550 mV V<sub>OHV</sub> <u>8</u>/ 5.0 V 4 01 bounce noise -800 5.0 V 4 mV 02 V<sub>IN</sub> = 0.8 V or 2.0 V Verify output V<sub>O</sub> Functional test L 9/ ΑII 4.5 V 7.8 3014 5.5 V See 4.4.1b C<sub>L</sub> = 50 pF minimum Propagation delay 01 5.0 V 9 1.0 3.2 ns <sup>t</sup>PLH1 10/  $R_L^- = 500\Omega$ time, mAn to mBn 4.5 V 10, 11 0.6 4.0 or mBn to mAn See figure 5 and 3003 5.5 V 02 5.0 V 9 1.0 4.9 5.8 4.5 V 10, 11 1.0 and 5.5 V See footnotes at end of table. SIZE 5962-94502 Α **STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER, COLUMBUS REVISION LEVEL** SHEET **COLUMBUS, OHIO 43216** 7

DSCC FORM 2234 APR 97

■ 9004708 0028765 T69 **■** 

TABLE I. <u>Electrical performance characteristics</u> - Continued.  $v_{CC}$ Group A Limits 3/ Unit Device Test and Symbol Test conditions 2/  $-55^{\circ}$ C  $_{\circ}$  T $_{C}$   $_{\circ}$  +125 $^{\circ}$ C +4.5 V  $_{\circ}$  V $_{CC}$   $_{\circ}$  +5.5 V unless otherwise specified MIL-STD-883 type subgroups test method 1/ Min Max C<sub>L</sub> = 50 pF minimum 5.0 V 9 1.0 4.1 ns 01 Propagation delay <sup>t</sup>PHL1 10/  $R_L^2 = 500\Omega$ time, mAn to mBn 4.5 V 10, 11 0.6 4.9 See figure 5 or mBn to mAn and 3003 5.5 V 9 1.0 5.9 5.0 V 02 7.0 4.5 V 10, 11 1.0 and 5.5 V 5.0 V 9 1.5 4.0 ns 01 Propagation delay <sup>t</sup>PLH2 10/ time, mCLKAB to mBn 4.5 V 10, 11 1.0 5.0 or mCLKBA to mAn and 3003 5.5 V 1.0 5.8 02 5.0 V 9 4.5 V 10, 11 1.0 6.9 and 5.5 V 9 1.5 4.1 01 5.0 V ns <sup>t</sup>PHL2 10/ 5.0 4.5 V 10, 11 1.0 and 5.5 V 5.0 V 9 1.0 6.5 02 7.7 4.5 V 10, 11 1.0 and 5.5 V 4.3 9 1.0 ns 01 5.0 V Propagation delay <sup>t</sup>PLH3 time, mSAB to mBn 10, 11 0.6 5.3 4.5 V or mSBA to mAn 10/ 11/ and 3003 5.5 V 5.8 02 5.0 V 9 1.0 10, 11 7.1 4.5 V 1.0 and 5.5 V See footnotes at end of table. SIZE 5962-94502 Α **STANDARD** MICROCIRCUIT DRAWING **DEFENSE SUPPLY CENTER, COLUMBUS** REVISION LEVEL SHEET COLUMBUS, OHIO 43216 8

DSCC FORM 2234 APR 97

■ 9004708 0028766 9T5 ■

TABLE I. Electrical performance characteristics - Continued. Unit Limits 3/  $v_{CC}$ Group A Device Test conditions 2/ Symbol Test and  $-55^{\circ}$ C  $\leq$  T<sub>C</sub>  $\leq$  +125 $^{\circ}$ C +4.5 V  $\leq$  V<sub>CC</sub>  $\leq$  +5.5 V unless otherwise specified subgroups type MIL-STD-883 Min Max test method 1/ 9 1.0 4.3 ns 5.0 V C<sub>1</sub> = 50 pF minimum 01 Propagation delay t<sub>PHL3</sub>  $R_L^- = 500\Omega$ time, mSAB to mBn 5.3 10, 11 0.6 4.5 V See figure 5 10/11/ or mSBA to mAn and 3003 5.5 V 6.4 1.0 9 02 5.0 V 7.2 1.0 10, 11 4.5 V and 5.5 V 1.0 4.6 ns 5.0 V 9 01 Propagation delay time, <sup>t</sup>PZH1 <u>10</u>/ output enable, mOE to 4.5 V 10, 11 0.6 5.9 mAn or mBn and 3003 5.5 V 1.0 6.4 02 5.0 V 9 4.5 V 10, 11 1.0 6.4 and 5.5 V 1.5 5.3 ns 5.0 V 9 01 6.0 1.0 10, 11 4.5 V and 5.5 V 1.0 6.0 5.0 V 9 02 6.5 10, 11 1.0 4.5 V and 5.5 V 5.6 ns 9 1.5 01 5.0 V Propagation delay time, <sup>t</sup>PHZ1 10/ output disable, mOE to 1.0 4.5 V 10, 11 mAn or mBn and 3003 5.5 V 6.8 5.0 V 9 1.0 02 7.6 10, 11 1.0 4.5 V and 5.5 V See footnotes at end of table. SIZE 5962-94502 Α STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER, COLUMBUS SHEET REVISION LEVEL 9 COLUMBUS, OHIO 43216

DSCC FORM 2234 APR 97

**■** 9004708 0028767 831 **■** 

Test and MIL-STD-883	Symbol Test conditions <u>2</u> / -55°C < T <sub>C</sub> < +125°C		Device type	v <sub>cc</sub>	Group A subgroups	Limit	s <u>3</u> /	Unit
test method 1/		$-55^{\circ}$ C $\leq$ T <sub>C</sub> $\leq$ +125 $^{\circ}$ C +4.5 V $\leq$ V <sub>CC</sub> $\leq$ +5.5 V unless otherwise specified				Min	Max	
Propagation delay time, output disable, mOE to	<sup>t</sup> PLZ1 10/	C <sub>L</sub> = 50 pF minimum	01	5.0 V	9	1.5	4.4	ns
mAn or mBn 3003	<u>10</u> /	R <sub>L</sub> = 500Ω See figure 5		4.5 V and 5.5 V	10, 11	1.0	4.7	
			02	5.0 V	9	1.0	5.5	
				4.5 V and 5.5 V	10, 11	1.0	6.5	
Propagation delay time,	<sup>t</sup> PZH2 <u>10</u> /		01	5.0 V	9	1.0	4.5	ns
output enable, mDIR to mAn or mBn 3003	<u>10</u> /			4.5 V and 5.5 V	10, 11	0.6	5.8	
			02	5.0 V	9	1.0	5.8	
			4.5 V and 5.5 V	10, 11	1.0	6.4		
	t <sub>PZL2</sub>	PZL2 10/	01	5.0 V	9	1.5	5.1	ns
107			4.5 V and 5.5 V	10, 11	1.0	6.7		
			02	5.0 V	9	1.0	6.2	]
				4.5 V and 5.5 V	10, 11	1.0	6.7	
Propagation delay time,	<sup>t</sup> PHZ2	1	01	5.0 V	9	2.0	5.9	ns
output disable, mDIR to mAn or mBn 3003	10/			4.5 V and 5.5 V	10, 11	1.2	7.1	
			02	5.0 V	9	1.0	7.3	
				4.5 V and 5.5 V	10, 11	1.0	8.1	
See footnotes at end of tal	ble							
	TANDARI		SIZE <b>A</b>				5962	-9450
DEFENSE SUPP	IRCUIT DE PLY CENTE BUS, OHIO	ER, COLUMBUS	····	REV	ISION LEVEL A	-	SHEET	10

9004708 0028768 778

	TABLE	I. Electrical performance cha	racteristic	<u>s</u> - Contin	iued.			
Test and MIL-STD-883	Symbol	Test conditions 2/	Device type	v <sub>cc</sub>	Group A subgroups	Limit	s <u>3</u> /	Unit
test method 1/		$-55^{\circ}$ C $\leq$ T <sub>C</sub> $\leq$ +125°C +4.5 V $\leq$ V <sub>CC</sub> $\leq$ +5.5 V unless otherwise specified	,,,			Min	Max	
Propagation delay time,	<sup>t</sup> PLZ2 10/	C <sub>t</sub> = 50 pF minimum	01	5.0 V	9	1.5	5.1	ns
output disable, mDIR to mAn or mBn 3003	10   R   = 500Ω   See figure 5		4.5 V and 5.5 V	10, 11	1.0	6.2		
			02	5.0 V	9	1.0	6.0	
				4.5 V and 5.5 V	10, 11	1.0	7.1	
Maximum mCLKAB or	fMAX	1	All	5.0 V	9	125		MHz
mCLKBA frequency	1000	X		4.5 V and 5.5 V	10, 11	125		
Setup time, high or low,	t <sub>s</sub>		All	5.0 V	9	3.5		ns
mAn before mCLKBA1 or mBn before mCLKAB1	<u>12</u> /			4.5 V and 5.5 V	10, 11	4.0		
Hold time, high or low	t <sub>h</sub>	1	All	5.0 V	9	0.5		ns
mAn after mCLKAB1 or mBn after mCLKBA1	12/			4.5 V and 5.5 V	10, 11	0.5		
Pulse width, high or low,	t <sub>w</sub>	_	All	5.0 V	9	4.3		ns
mCLKAB or mCLKBA	12/			4.5 V and 5.5 V	10, 11	4.3		

- 1/ For tests not listed in the referenced MIL-STD-883 (e.g. ΔI<sub>CC</sub>), utilize the general test procedure of 883 under the conditions listed herein.
- 2/ Each input/output, as applicable, shall be tested at the specified temperature, for the specified limits, to the tests in table I herein. Output terminals not designated shall be high level logic, low level logic, or open, except for all I<sub>CC</sub> and ΔI<sub>CC</sub> tests, where the output terminals shall be open. When performing these tests, the current meter shall be placed in the circuit such that all current flows through the meter. For input terminals not designated, V<sub>IN</sub> = GND or V<sub>IN</sub> ≥ 3.0 V.
- 3/ For negative and positive voltage and current values, the sign designates the potential difference in reference to GND and the direction of current flow, respectively; and the absolute value of the magnitude, not the sign, is relative to the minimum and maximum limits, as applicable, listed herein.

STANDARD	SIZE <b>A</b>		5962-94502
MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO 43216		REVISION LEVEL A	SHEET 11

# TABLE I. Electrical performance characteristics - Continued.

- 4/ For I/O ports, the limit includes I<sub>OZH</sub> or I<sub>OZL</sub> leakage current from the output circuitry.
- 5/ For I/O ports, the limit includes I<sub>IH</sub> or I<sub>IL</sub> leakage current from the input circuitry. This test shall be guaranteed, if not tested, to the limits specified in table I herein, when performed with control inputs that affect the state of the output under test at V<sub>IN</sub> = 0.8 V or 2.0 V.
- 6/ Not more than one output should be tested at one time, and the duration of the test condition should not exceed one
- 7/ This is the increase supply current for each input that is at one of the specified TTL voltage levels rather than 0.0 V or V<sub>CC</sub>. This test may be performed either one input at a time (preferred method) or with all input pins simultaneously at V<sub>IN</sub> = V<sub>CC</sub> 2.1 V (alternate method). Classes Q and V shall use the preferred method. When the test is performed using the alternate test method, the maximum limit is equal to the number of inputs at a high TTL input level times 50 μA, and the preferred method and limits are guaranteed.
- B/ This test is for qualification only. Ground and V<sub>CC</sub> bounce tests are performed on a non-switching (quiescent) output and are used to measure the magnitude of induced noise caused by other simultaneously switching outputs. The test is performed on a low noise bench test fixture. For the device under test, all outputs shall be loaded with 500Ω of load resistance and a minimum of 50 pF of load capacitance (see figure 4). Only chip capacitors and resistors shall be used. The output load components shall be located as close as possible to the device outputs. It is suggested, that whenever possible, this distance be kept to less than 0.25 inches. Decoupling capacitors shall be placed in parallel from V<sub>CC</sub> to ground. The values of these decoupling capacitors shall be determined by the device manufacturer. The low and high level ground and V<sub>CC</sub> bounce noise is measured at the quiet output using a 1 GHz minimum bandwidth oscilloscope with a 50Ω input impedance.

The device inputs shall be conditioned such that all outputs are at a high nominal  $V_{OH}$  level. The device inputs shall then be conditioned such that they switch simultaneously and the output under test remains at  $V_{OH}$  as all other outputs possible are switched from  $V_{OH}$  to  $V_{OL}$ .  $V_{OHV}$  and  $V_{OHP}$  are then measured from the nominal  $V_{OH}$  level to the largest negative and positive peaks, respectively (see figure 4). This is then repeated with the same outputs not under test switching from  $V_{OL}$  to  $V_{OH}$ .

The device inputs shall be conditioned such that all outputs are at a low nominal  $V_{OL}$  level. The device inputs shall then be conditioned such that they switch simultaneously and the output under test remains at  $V_{OL}$  as all other outputs possible are switched from  $V_{OL}$  to  $V_{OH}$ .  $V_{OLP}$  and  $V_{OLV}$  are then measured from the nominal  $V_{OL}$  level to the largest positive and negative peaks, respectively (see figure 4). This is then repeated with the same outputs not under test switching from  $V_{OH}$  to  $V_{OL}$ .

- 9/ Tests shall be performed in sequence, attributes data only. Functional tests shall include the truth table and other logic patterns used for fault detection. The test vectors used to verify the truth table shall, at a minimum, test all functions of each input and output. All possible input to output logic patterns per function shall be guaranteed, if not tested, to the truth table in figure 2 herein. Functional tests shall be performed in sequence as approved by the qualifying activity on qualified devices. After incorporating allowable tolerances per MIL-STD-883, V<sub>IL</sub> = 0.4 V and V<sub>IH</sub> = 2.4 V. For outputs, L≤ 0.8 V, H≥ 2.0 V.
- 10/ For propagation delay tests, all paths must be tested.
- 11/ This parameter is measured with the internal output state of the storage register opposite to that of the bus input.
- 12/ This parameter shall be guaranteed, if not tested, to the limits specified in table I, herein.

STANDARD	SIZE <b>A</b>		5962-94502
MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO 43216		REVISION LEVEL A	SHEET <b>12</b>

DSCC FORM 2234 APR 97

**-** 9004708 0028770 326 **-**

Device types	01 and 02			
Case outline	X			
Terminal number	Terminal symbol	Terminal number	Terminal symbol	
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27	1DIR 1CLKAB 1SAB GND 1A1 1A2 VCC 1A3 1A4 1A5 GND 1A6 1A7 1A8 2A1 2A2 2A3 GND 2A4 2A5 2A6 VCC 2A7 2A8 GND 2SAB 2CLKAB	29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54	2OE 2CLKBA 2SBA GND 2B8 2B7 VCC 2B6 2B5 2B4 GND 2B3 2B2 2B1 1B8 1B7 1B6 GND 1B5 1B4 1B3 VCC 1B2 1B1 GND 1SBA	
27 28	2CLKAB 2DIR	54 55 56	10E	

Pin description					
Terminal symbol Description					
mAn (m = 1 to 2, n = 1 to 8)	Data inputs/outputs, A ports				
mBn (m = 1 to 2, n = 1 to 8)	Data inputs/outputs, B ports				
mDIR (m = 1 to 2)	Output direction control inputs				
mOE (m = 1 to 2)	Output enable control inputs				
mCLKAB,mCLKBA (m = 1 to 2)	A-to-B/B-to-A clock inputs				
mSAB, mSBA (m = 1 to 2)	A-to-B/B-to-A output data source select inputs				

FIGURE 1. Terminal connections.

STANDARD	SIZE <b>A</b>		5962-94502
MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO 43216		REVISION LEVEL A	SHEET 13

	Device types 01 and 02							
		li	nputs			Data I/O		Operation
mOE	mDIR	mCLKAB	mCLKBA	mSAB	mSBA	mAn mBn		
X	×	† X	X	X X	X X	Input Unspecified <u>1</u> /	Unspecified <u>1</u> / Input	Store A, B unspecified 1/ Store B, A unspecified 1/
H	×	↑ HorL	† H or L	X X	X X	Input Input disabled	Input Input disabled	Store A and B data Isolation, hold storage
L L	L L	X X	X H or L	X	L H	Ouptut Output	input Input	Real-time B data to A bus Stored B data to A bus
L L	H	X H or L	X X	L H	X X	Input Input	Output Output	Real-time A data to B bus Stored A data to B bus

H = High voltage level

L = Low voltage level

X = Irrelevant

† = Low-to-high clock transition.


1/ The data output functions may be enabled or disabled by various signals at the mOE and mDIR inputs. Data input functions are always enabled; i.e., data at the bus pins will be stored on every low-to-high transition of the clock inputs.


FIGURE 2. Truth table.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-94502
DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO 43216		REVISION LEVEL A	SHEET 14

DSCC FORM 2234 APR 97

**■** 9004708 0028772 1T9 **■** 





#### NOTES:


- 1. C<sub>L</sub> includes a 47 pF chip capacitor (-0 percent, +20 percent) and at least 3 pF of equivalent capacitance from the test jig and probe.
- 2.  $R_L = 450\Omega \pm 1$  percent, chip resistor in series with a  $50\Omega$  termination. For monitored outputs, the  $50\Omega$  termination shall be the  $50\Omega$  characteristic impedance of the coaxial connector to the oscilloscope.
- 3. Input signal to the device under test:

  - a.  $V_{IN} = 0.0 \text{ V}$  to 3.0 V; duty cycle = 50 percent;  $f_{IN} > 1 \text{ MHz}$ . b.  $t_r$ ,  $t_f = 3 \text{ ns } \pm 1.0 \text{ ns}$ . For input signal generators incapable of maintaining these values of  $t_r$  and  $t_f$ , the 3.0 ns limit may be increased up to 10 ns, as needed, maintaining the ±1.0 ns tolerance and guaranteeing the results at 3.0 ns  $\pm 1.0$  ns; skew between any two switching inputs signals ( $t_{sk}$ ):  $\le 250$  ps.


FIGURE 4. Ground bounce load circuit and waveforms.

STANDARD	SIZE <b>A</b>		5962-94502
MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO 43216		REVISION LEVEL A	SHEET <b>16</b>

DSCC FORM 2234 **APR 97** 



APR 97 9004708 0028775 908 ==



# NOTES:

3.

- When measuring t<sub>PLZ</sub> and t<sub>PZL</sub>: V<sub>TEST</sub> = 7.0 V.

  When measuring t<sub>PHZ</sub>, t<sub>PZH</sub>, t<sub>PLH</sub> and t<sub>PHL</sub>: V<sub>TEST</sub> = OPEN.

  The t<sub>PZL</sub> and t<sub>PLZ</sub> reference waveform is for the output under test with internal conditions such that the output is at V<sub>OL</sub> except when disabled by the output enable control. The t<sub>PZH</sub> and t<sub>PHZ</sub> reference waveform is for the output under test with internal conditions such that the output is at V<sub>OH</sub> except when disabled by the output enable control.

  C<sub>L</sub> = 50 pF minimum or equivalent (includes test jig and probe capacitance). 4.
- 5.
- $R_L^- = 500\Omega$  or equivalent. 6.
- 7.  $R_T^- = 50\Omega$  or equivalent.
- Input signal from pulse generator:  $V_{IN}$  = 0.0 V to 3.0 V; PRR  $_{\leq}$  10 MHz;  $t_r \le$  2.5 ns;  $t_r \le$  2.5 ns;  $t_r =$  2.5 8.
- Timing parameters shall be tested at a minimum input frequency of 1 MHz. 9.
- The outputs are measured one at a time with one transition per measurement. 10.

FIGURE 5. Switching waveforms and test circuit - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-94502
DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO 43216		REVISION LEVEL A	SHEET 18

DSCC FORM 2234 **APR 97** 

9004708 0028776 844 📟

TABLE II. Electrical test requirements.

Test requirements	Subgroups (in accordance with MIL-STD-883, method 5005, table I)	(in acco	ogroups rdance with 8535, table III)
	Device class M	Device class Q	Device class V
Interim electrical parameters (see 4.2)			1
Final electrical parameters (see 4.2)	<u>1</u> / 1, 2, 3, 7, 8, 9, 10, 11	<u>1</u> / 1, 2, 3, 7, 8, 9, 10, 11	<u>2</u> / 1, 2, 3, 7, 8, 9, 10, 11
Group A test requirements (see 4.4)	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11
Group C end-point electrical parameters (see 4.4)	1, 2, 3	1, 2, 3	1, 2, 3, 7, 8, 9, 10, 11
Group D end-point electrical parameters (see 4.4)	1, 2, 3	1, 2, 3	1, 2, 3
Group E end-point electrical parameters (see 4.4)	1, 7, 9	1, 7, 9	1, 7, 9

- 1/ PDA applies to subgroup 1.
- 2/ PDA applies to subgroups 1 and 7.

# 4.2.2 Additional criteria for device classes Q and V.

- a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015 of MIL-STD-883.
- b. Interim and final electrical test parameters shall be as specified in table II herein.
- c. Additional screening for device class V beyond the requirements of device class Q shall be as specified in MIL-PRF-38535, appendix B.
- 4.3 Qualification inspection for device classes Q and V. Qualification inspection for device classes Q and V shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).
- 4.3.1 <u>Electrostatic discharge sensitivity qualification inspection</u>. Electrostatic discharge sensitivity (ESDS) testing shall be performed in accordance with MIL-STD-883, method 3015. ESDS testing shall be measured only for initial qualification and after process or design changes which may affect ESDS classification.
- 4.4 <u>Conformance inspection</u>. Technology conformance inspection for classes Q and V shall be in accordance with MIL-PRF-38535 including groups A, B, C, D, and E inspections and as specified herein except where option 2 of MIL-PRF-38535 permits alternate in-line control testing. Quality conformance inspection for device class M shall be in accordance with MIL-PRF-38535, appendix A and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-94502
DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO 43216		REVISION LEVEL A	SHEET 19

DSCC FORM 2234 APR 97

**9**004708 0028777 780 **3** 

# 4.4.1 Group A inspection.

- a. Tests shall be as specified in table II herein.
- b. For device class M, subgroups 7 and 8 tests shall be sufficient to verify the truth table in figure 2 herein. The test vectors used to verify the truth table shall, at a minimum, test all functions of each input and output. All possible input to output logic patterns per function shall be guaranteed, if not tested, to the truth table in figure 2, herein. For device classes Q and V, subgroups 7 and 8 shall include verifying the functionality of the device; these tests shall have been fault graded in accordance with MIL-STD-883, test method 5012 (see 1.5 herein).
- c.  $C_{IN}$  and  $C_{I/O}$  shall be measured only for initial qualification and after process or design changes which may affect capacitance.  $C_{IN}$  and  $C_{I/O}$  shall be measured between the designated terminal and GND at a frequency of 1 MHz. This test may be performed at 10 MHz and guaranteed, if not tested, at 1 MHz. The DC bias for the pin under test  $(V_{BIAS}) = 2.5 \text{ V}$  or 3.0 V. For  $C_{IN}$  and  $C_{I/O}$ , test all applicable pins on five devices with zero failures.

For  $C_{|N}$  and  $C_{|/O}$ , a device manufacturer may qualify devices by functional groups. A specific functional group shall be composed of function types, that by design, will yield the same capacitance values when tested in accordance with table I, herein. The device manufacturer shall set a function group limit for the  $C_{|N}$  and  $C_{|/O}$  tests. The device manufacturer may then test one device functional group, to the limits and conditions specified herein. All other device functions in that particular functional group shall be guaranteed, if not tested, to the limits and test conditions specified in table I, herein. The device manufacturers shall submit to DSCC-VA the device functions listed in each functional group and the test results for each device tested.

d. Ground and V<sub>CC</sub> bounce tests are required for all device classes. These tests shall be performed only for initial qualification, after process or design changes which may affect the performance of the device, and any changes to the test fixture. V<sub>OLP</sub>, V<sub>OLV</sub>, V<sub>OHP</sub>, and V<sub>OHV</sub> shall be measured for the worst case outputs of the device. All other outputs shall be guaranteed, if not tested, to the limits established for the worst case outputs. The worst case outputs tested are to be determined by the manufacturer. Test 5 devices assembled in the worst case package type supplied to this document. All other package types shall be guaranteed, if not tested, to the limits established for the worst case package. The 5 devices to be tested shall be the worst case device type supplied to this drawing. All other device types shall be guaranteed, if not tested, to the limits established for the worst case device type. The package type and device type to be tested shall be determined by the manufacturer. The device manufacturer will submit to DSCC-VA data that shall include all measured peak values for each device tested and detailed oscilloscope plots for each V<sub>OLP</sub>, V<sub>OLP</sub>, and V<sub>OHV</sub> from one sample part per function. The plot shall contain the waveforms of both a switching output and the output under test.

Each device manufacturer shall test product on the fixtures they currently use. When a new fixture is used, the device manufacturer shall inform DSCC-VA of this change and test the 5 devices on both the new and old test fixtures. The device manufacturer shall then submit to DSCC-VA data from testing on both fixtures, that shall include all measured peak values for each device tested and detailed oscilloscope plots for each VOLP, VOLV, VOHP, and VOHV from one sample part per function. The plot shall contain the waveforms of both a switching output and the output under test.

For  $V_{OHP}$ ,  $V_{OLP}$ , and  $V_{OLP}$ , a device manufacturer may qualify devices by functional groups. A specific functional group shall be composed of function types, that by design, will yield the same test values when tested in accordance with table I, herein. The device manufacturer shall set a functional group limit for the  $V_{OHP}$ ,  $V_{OHP}$ , and  $V_{OLV}$  tests. The device manufacturer may then test one device function from a functional group, to the limits and conditions specified herein. All other device functions in that particular functional group shall be guaranteed, if not tested, to the limits and conditions specified in table I, herein. The device manufacturers shall submit to DSCC-VA the device functions listed in each functional group and test results, along with the oscilloscope plots, for each device tested.

- 4.4.2 Group C inspection. The group C inspection end-point electrical parameters shall be as specified in table II herein.
- 4.4.2.1 Additional criteria for device class M. Steady-state life test conditions, method 1005 of MIL-STD-883:
  - a. Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.
  - b.  $T_A = +125$ °C, minimum.
  - c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-94502
DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO 43216		REVISION LEVEL A	SHEET <b>20</b>

DSCC FORM 2234 APR 97

- 4.4.2.2 <u>Additional criteria for device classes Q and V.</u> The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.
  - 4.4.3 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table II herein.
- 4.4.4 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein).
  - a. End-point electrical parameters shall be as specified in table II herein.
  - b. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RHA level being tested. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535, appendix A for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at T<sub>A</sub> = +25°C ±5°C, after exposure, to the subgroups specified in table II herein.
  - c. When specified in the purchase order or contract, a copy of the RHA delta limits shall be supplied.
  - 4.5 Methods of inspection. Methods of inspection shall be specified as follows:
- 4.5.1 <u>Voltage and current</u>. Unless otherwise specified, all voltages given are referenced to the microcircuit GND terminal. Currents given are conventional current and positive when flowing into the referenced terminal.
  - 5. PACKAGING
- 5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.
  - 6. NOTES
- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
  - 6.1.2 Substitutability. Device class Q devices will replace device class M devices.
- 6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-973 using DD Form 1692, Engineering Change Proposal.
- 6.3 <u>Record of users</u>. Military and industrial users should inform Defense Supply Center, Columbus when a system application requires configuration control and which SMD's are applicable to that system. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0525.
- 6.4 <u>Comments</u>. Comments on this drawing should be directed to DSCC-VA, Columbus, Ohio 43216-5000, or telephone (614) 692-0674.
- 6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and MIL-HDBK-1331.
  - 6.6 Sources of supply.
- 6.6.1 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DSCC-VA and have agreed to this drawing.
- 6.6.2 <u>Approved sources of supply for device class M</u>. Approved sources of supply for class M are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DSCC-VA.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-94502
DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO 43216		REVISION LEVEL A	SHEET <b>21</b>

9004708 0028779 553

# STANDARD MICROCIRCUIT DRAWING SOURCE APPROVAL BULLETIN

DATE: 97-05-23

Approved sources of supply for SMD 5962-94502 are listed below for immediate acquisition only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535.

Standard microcircuit drawing PIN <u>1</u> /	Vendor CAGE number	Vendor similar PIN <u>2</u> /				
5962-9450201QXA	01295	SNJ54ABT16646WD				
5962-9450202QXA	27014	54ABT16646W-QML				

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. The device manufacturers listed herein are authorized to supply alternate lead finishes "A", "B", or "C" at their discretion. Contact the listed approved source of supply for further information.
- 2/ <u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE <u>number</u> Vendor name and address

01295

Texas Instruments Incorporated 13500 N. Central Expressway

P.O. Box 655303 Dallas, TX 75265

Point of contact:

I-20 at FM 1788

Midland, TX 79711-0448

27014

National Semiconductor 2900 Semiconductor Drive

P. O. Box 58090

Santa Clara, CA 95052-8090

Point-of-contact:

333 Western Avenue

South Portland, ME 04106

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.

**■** 9004708 0028780 275 **■**