	REVISIONS																			
LTR	DESCRIPTION								-		D/	ATE (Y	R-MO-I	DA)		APPF	OVE)		
Α	Add	20 ns	devic	e to dra	awing.	Upda	ted bo	ilerpla	te.	-				96-11	-20		Ray Monnin			
									-											
REV															-					
SHEET	^		<u> </u>	_			<u> </u>													
SHEET	A 15	A 16	17	A 18	A 19	A 20	A 21	A	A 23	A 24	A 25	A								
REV STATUS		10	L' <u>'</u> _	RE\	L		A	22 A	23 A	24 A	25 A	26 A	A	Α	A	Α	A	A	A	Α
OF SHEETS					EET		1	2	3	4	5	6	7	8	9	10	11	12	13	14
PMIC N/A	-				PARED f Bowli		I		L	DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000										
STAN MICRO	CIR	CUI	Т	CHE Jet	CHECKED BY Jeff Bowling											-				
DRAWING THIS DRAWING IS AVAILABLE FOR USE BY ALL APPROVED BY Michael A. Frye			MIC SYN	ROC NCHR	IRCU ONO	UIT, MEMORY, CMOS, 4K x 9 PA OUS FIFO, MONOLITHIC SILICO			9 PAF LICON	RALLI I	≣L									
DEPAR AND AGEN DEPARTMEN	ICIES (OF TH		DRAWING APPROVAL DATE 93-12-17				SIZE			E COD		1	Eſ)e2	044				
AMSC	N/A			REV	REVISION LEVEL				<u> </u>	A		67268	3			702	-945	717		
						Α				SHE	ET	1		OF	2	6				

DESC FORM 193 JUL 94


<u>DISTRIBUTION STATEMENT A.</u> Approved for public release; distribution is unlimited.

5962-E041-97

9004708 0025393 528

1. SCOPE

- 1.1 <u>Scope</u>. This drawing documents two product assurance class levels consisting of high reliability (device classes Q and M) and space application (device class V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN.
 - 1.2 PIN. The PIN shall be as shown in the following example:



- 1.2.1 RHA designator. Device classes Q and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. Device class M RHA marked devices meet the MIL-PRF-38535, appendix A specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.
 - 1.2.2 <u>Device type(s)</u>. The device type(s) shall identify the circuit function as follows:

Device type	Generic number 1/	Circuit function	Access time
01		4K x 9 CMOS Parallel Synchronous FIFO	50 ns
02		4K x 9 CMOS Parallel Synchronous FIFO	35 ns
03		4K x 9 CMOS Parallel Synchronous FIFO	25 ns
04		4K x 9 CMOS Parallel Synchronous FIFO	20 ns

1.2.3 <u>Device class designator</u>. The device class designator shall be a single letter identifying the product assurance level as follows:

Device class

M

Vendor self-certification to the requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A

Certification and qualification to MIL-PRF-38535

1.2.4 Case outline(s). The case outline(s) shall be as designated in MIL-STD-1835 and as follows:

 Outline letter
 Descriptive designator
 Terminals
 Package style

 X
 CQCC1-N32
 32
 Rectangular leadless chip carrier

1.2.5 <u>Lead finish</u>. The lead finish is as specified in MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

1/ Generic numbers are listed on the Standard Microcircuit Drawing Source Approval Bulletin at the end of this document and will also be listed in MIL-HDBK-103 (see 6.6.2 herein).

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-94511
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL A	SHEET 2

DESC FORM 193A JUL 94

Q or V

9004708 0025394 464

1.3 Absolute maximum ratings. 2/			
Terminal voltage with respect to ground DC output current Storage temperature range Maximum power dissipation (P _D) Lead temperature (soldering, 10 seconds) Thermal resistance, junction-to-case (θ _{JC}): Case X Junction temperature (T _J)	50 mA 65°C to +1; 1.25 W +260°C	35°C	
1.4 Recommended operating conditions.		•	
Supply voltage (V _{CC}) Supply voltage (GND) Input high voltage (V _{IH}) Input low voltage (V _{IL}) Case operating temperature range (T _C)	. 0 V . 2.2 V dc mini . 0 8 V dc max	mum imum	
1.5 <u>Digital logic testing for device classes Q and V</u> .			
Fault coverage measurement of manufacturing logic tests (MIL-STD-883, test method 5012)	<u>3</u> / percent		
2. APPLICABLE DOCUMENTS			
2.1 Government specification, standards, and handbooks. The part of this drawing to the extent specified herein. Unless otherwing the issue of the Department of Defense Index of Specifications solicitation.	rise specified, the	e issues of these document	s are those listed
SPECIFICATION			
MILITARY			
MIL-PRF-38535 - Integrated Circuits, Manufacturing, Ge	neral Specification	on for.	
STANDARDS	·		
MILITARY			
MIL-STD-883 - Test Methods and Procedures for Micros MIL-STD-973 - Configuration Management. MIL-STD-1835 - Microcircuit Case Outlines.	electronics.		
HANDBOOKS			
MILITARY			
MIL-HDBK-103 - List of Standard Microcircuit Drawings MIL-HDBK-780 - Standard Microcircuit Drawings.	(SMD's).		
(Unless otherwise indicated, copies of the specification, standar Document Order Desk, 700 Robbins Avenue, Building 4D, Philad	ards, and handbo delphia, PA 1911	ooks are available from the 1-5094.)	Standardization
 Stresses above the absolute maximum rating may cause per maximum levels may degrade performance and affect reliab Values will be added when they become available. 	rmanent damage ility.	to the device. Extended o	peration at the
STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-94511
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL A	SHEET 3
DESC FORM 193A 900470A 002	5395 370		

2.2 Non-Government publications. The following document(s) form a part of this document to the extent specified herein. Unless otherwise specified, the issues of the documents which are DoD adopted are those listed in the issue of the DODISS cited in the solicitation. Unless otherwise specified, the issues of documents not listed in the DODISS are the issues of the documents cited in the solicitation.

AMERICAN SOCIETY FOR TESTING AND MATERIALS (ASTM)

ASTM Standard F1192-88 - Standard Guide for the Measurement of Single Event Phenomena from Heavy Ion Irradiation of Semiconductor Devices.

(Applications for copies of ASTM publications should be addressed to the American Society for Testing and Materials, 1916 Race Street, Philadelphia, PA 19103.)

ELECTRONICS INDUSTRIES ASSOCIATION (EIA)

JEDEC Standard No. 17 - A Standardized Test Procedure for the Characterization of Latch-up in CMOS Integrated Circuits.

(Applications for copies should be addressed to the Electronics Industries Association, 2500 Wilson Blvd., Arlington, VA 22201.)

(Non-Government standards and other publications are normally available from the organizations that prepare or distribute the documents. These documents also may be available in or through libraries or other informational services.)

2.3 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

- 3.1 Item requirements. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for device class M shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein.
- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and V or MIL-PRF-38535, appendix A and herein for device class M.
 - 3.2.1 Case outline(s). The case outline(s) shall be in accordance with 1.2.4 herein.
 - 3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 1.
 - 3.2.3 Truth table(s). The truth table(s) shall be as specified on figure 2.
 - 3.2.4 Radiation exposure circuit. The radiation exposure circuit will be provided when RHA product becomes available.
- 3.3 Electrical performance characteristics and postirradiation parameter limits. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full case operating temperature range.
- 3.4 Electrical test requirements. The electrical test requirements shall be the subgroups specified in table IIA. The electrical tests for each subgroup are defined in table I.
- 3.5 Marking. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked as listed in MIL-HDBK-103. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535. Marking for device class M shall be in accordance with MIL-PRF-38535, appendix A.
- 3.5.1 Certification/compliance mark. The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-PRF-38535. The compliance mark for device class M shall be a "C" as required in MIL-PRF-38535, appendix A.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-94511
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL A	SHEET 4

DESC FORM 193A JUL 94

9004708 0025396 237

- 3.6 <u>Certificate of compliance</u>. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6.2 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and herein or for device class M, the requirements of MIL-PRF-38535, appendix A and herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 or for device class M in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 <u>Notification of change for device class M.</u> For device class M, notification to DSCC-VA of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change as defined in MIL-STD-973.
- 3.9 <u>Verification and review for device class M</u>. For device class M, DSCC, DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
- 3.10 <u>Microcircuit group assignment for device class M</u>. Device class M devices covered by this drawing shall be in microcircuit group number 105 (see MIL-PRF-38535, appendix A).
 - 4. QUALITY ASSURANCE PROVISIONS
- 4.1 <u>Sampling and inspection</u>. For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. For device class M, sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.
- 4.2 <u>Screening</u>. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection.
 - 4.2.1 Additional criteria for device class M.
 - a. Delete the sequence specified as initial (preburn-in) electrical parameters through interim (postburn-in) electrical parameters of method 5004 and substitute lines 1 through 6 of table IIA herein.
 - b. For device class M, the test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. For device class M, the test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
 - (1) Dynamic burn-in for device class M (method 1015 of MIL-STD-883, test condition D; for circuit, see 4.2.1b herein).
 - c. Interim and final electrical parameters shall be as specified in table IIA herein.
 - 4.2.2 Additional criteria for device classes Q and V.
 - a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
 - b. Interim and final electrical test parameters shall be as specified in table IIA herein.
 - Additional screening for device class V beyond the requirements of device class Q shall be as specified in appendix B
 of MIL-PRF-38535.

STANDARD
MICROCIRCUIT DRAWING
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 43216-5000

SIZE

A

SP62-94511

REVISION LEVEL
A

SHEET
5

DESC FORM 193A JUL 94

9004708 0025397 173

TABLE I. Electrical performance characteristics.

Test	Symbol	Conditions -55°C ≤ T _C ≤ +125°C	Group A	Device		imit	Uni	
		4.5 V ≤ V _{CC} ≤ 5.5 V unless otherwise specified	subgroups	type	Min	Max		
Input leakage current	łLI	0.4 V ≤ V _{IN} ≤ V _{CC}	1,2,3	All	-10	+10	μΑ	
Output leakage current	lLO	OE > VIH, 0.4 < VOUT < VCC	1,2,3	All	-10	+10	μA	
Output high voltage	VOH	I _{OH} = -2 mA	1,2,3	All	2.4	l	٧	
Output low voltage	VOL	I _{OL} = 8 mA	1,2,3	Ali		0.4	٧	
Active power supply current	lcc	f = 20 MHz, outputs open	1,2,3	All		180	m/	
Input capacitance	CIN	V _{IN} = 0 V, f = 1.0 MHz, T _A = +25°C, see 4.4.1e	4	All		10	рF	
Output capacitance	COUT	V_{OUT} = 0 V, f = 1.0 MHz, with output deselected (OE = high), T_A = +25°C, see 4.4.1e	4	All		10	pF	
Functional tests		See 4.4.1c	7,8A,8B	All				
Clock cycle frequency	fs	CL = 30 pF, input pulse levels	9,10,11	01		20	MH	
		= GND to 3.0 V, input rise/fall times = 3 ns,		02		28.6]	
		input/output timing reference levels = 1.5 V,		03		40]	
		see figures 3 and 4		04		50		
Data access time	tA		9,10,11	01	3	25	ns	
				02	3	20		
				03	3	15		
				04	2	12		
Clock cycle time	†CLK		9,10,11	01	50		ns	
				02	35			
				03	25]	
				04	20			
Clock high time	tCLKH		9,10,11	01	20		ns	
				02	14			
				03	10			
				04	8			
Clock low time	t _{CLKL}		9,10,11	01	20		ns	
				02	14]	
				03	10			
•]	04	8			

See footnotes at end of table.

STANDARD
MICROCIRCUIT DRAWING
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 43216-5000

SIZE
A

SPECIAL SHEET
A

SHEET
A
6

DESC FORM 193A JUL 94

■ 9004708 0025398 00T ■

TABLE I. <u>Electrical performance characteristics</u> - Continued.

Test	Symbol	Conditions -55° C ≤ T _C ≤ +125° C 4.5 V ≤ V _{CC} ≤ 5.5 V	Group A	Device	Limit		Unit
		unless otherwise specified	subgroups	type	Min	Max	
Data setup time	t _{DS}	C _L = 30 pF, input pulse levels = GND to 3.0 V,	9,10,11	01	10		ns
		input rise/fall times = 3 ns,		02	8]
		input/output timing reference levels = 1.5 V,		03	6		1
		see figures 3 and 4		04	5		
First read latency time	t _{FRL}		9,10,11	All		1/	
Data hold time	t _{DH}		9,10,11	01,02	2		ns
				03,04	1		
Enable setup time	t _{ENS}		9,10,11	01	10		ns
				02	8		
				03	6		
				04	5		
Enable hold time	t _{ENH}	-	9,10,11	01,02	2		ns
				03,04	1		
Reset pulse width 2/	t _{RS}		9,10,11	01	50	i i	ns
				02	35		
				03	25		7
				04	20		1
Reset setup time	t _{RSS}		9,10,11	01	50		ns
				02	35		
				03	25		
				04	20		
Reset recovery time	^t RSR		9,10,11	01	50		ns
				02	35		1
				03	25		
				04	20		

See footnotes at end of table.

STANDARD
MICROCIRCUIT DRAWING
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 43216-5000

SIZE

A

5962-94511

REVISION LEVEL
A

7

DESC FORM 193A JUL 94

■ 9004708 0025399 T46 ■

TABLE I.	Electrical performance characteristics - Continue	d.
----------	---	----

Test	Symbol	Conditions -55°C ≤ T _C ≤ +125°C	Group A	Device	Limit		Unit
		4.5 V ≤ V _{CC} ≤ 5.5 V unless otherwise specified	subgroups	type	Min	Max	
Reset to flag and output time	tRSF	C _L = 30 pF, input pulse levels	9,10,11	01		50	ns
		= GND to 3.0 V, input rise/fall times = 3 ns,		02 .		35	
		input/output timing reference levels = 1.5 V,		03		25	
		see figures 3 and 4		04		20	
Output enable to output in low Z <u>3</u> /	toLZ		9,10,11	Ali	0	ā	ns
Output enable to output valid	t _{OE}		9,10,11	01	3	28	ns
				02	3	15	
				03	3	13	
				04	3	10	
Output enable to output in high Z 3/	tonz		9,10,11	01	3	28	ns
nigh 2 <u>3</u> /		_		02	3	15	
		-		03	3	13	
				04	3	10	
Write clock to full flag	tWFF		9,10,11	01		30	ns
				02		20	
				03		15	
				04		12	
Read clock to empty flag	^t REF		9,10,11	01		30	ns
				02		20	
				03		15]
				04		12	
Read Clock to programmable almost-empty flag	^t PAE		9,10,11	01		30	ns
amost-empty nag		:		02		20	
				03		15	
				04		12	

See footnotes at end of table.

STANDARD
MICROCIRCUIT DRAWING
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 43216-5000

SIZE

A

5962-94511

REVISION LEVEL
A

SHEET
A

8

DESC FORM 193A JUL 94 **9**004708 0025400 598 **=**

TABLE I. Electrical performance characteristics - Continued.

Test	Symbol	Conditions -55°C ≤ T _C ≤ +125°C 4.5 V ≤ V _{CC} ≤ 5.5 V	Group A	Device	Li	Unit	
		unless otherwise specified	subgroups	type	Min	Max	
Write Clock to programmable almost-full flag	tPAF	C _L = 30 pF, input pulse levels = GND to 3.0 V,	9,10,11	01		30	ns
amost fair hag		input rise/fall times = 3 ns, input/output timing reference levels = 1.5 V, see figures 3 and 4		02 .		20	
				03		15	
				04		12	
Skew time between read clock and write clock for empty flag	tskew1		9,10,11	01	15		ns
& full flag				02	12		
				03	10]
				04	8]]
Skew time between read clock and write clock for Almost-Empty	tskew2		9,10,11	01	45		ns
Flag & Almost-Full Flag				02	42		
				03	40]
		-		04	35		

^{1/} When $t_{SKEW1} \ge the minimum limit$, t_{FRL} (maximum) = $t_{CLK} + t_{SKEW1}$. When $t_{SKEW1} < the minimum limit$, t_{FRL} (maximum) = either $2t_{CLK} + t_{SKEW1}$ or $t_{CLK} + t_{SKEW1}$. The latency timing applies only at the empty boundary (EF = LOW).

- 2/ Pulse widths less than the minimum values specified are not allowed.
- 3/ If not tested, shall be guaranteed to the limits specified in table I.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-94511
DEFENSE SUPPLY CENTER COLUMBUS . COLUMBUS, OHIO 43216-5000		REVISION LEVEL A	SHEET 9

DESC FORM 193A JUL 94 **=** 9004708 0025401 424 **=**

Device type	All
Case outline	х
Terminal number	Terminal symbol
1	D ₅
2	D ₄
3	D ₃
4	D ₂
5	D ₁
6	D _O
7	PAF
8	PAE
9	GND
10	REN1
11	RCLK
12	REN2
13	OE
14	EF
15 -	FF
16	Q_0
17	Q_1
18	\mathtt{Q}_2
19	q_3
20	Q ₄
21	Q ₅
22	Q ₆
23	Q ₇
24	Q ₈
25	v _{cc}
26	WEN2/LD
27	WCLK
28	WENT
29	RS
30	D ₈
31	D ₇
32	D ₆

FIGURE 1. <u>Terminal connections</u>.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-94511
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL A	SHEET 10


DESC FORM 193A JUL 94

9004708 0025402 360

No. of words in FIFO	FF	PAF	PAE	EF
0	Н	Н	L	L
1 to n	Н	Н	L	Н
(n+1) to (4096-(m+1)) 1/	Н	Н	Н	Н
(4096-m) to 4095 2/	Н	L	Н	Н.
4096	L	L	Н	Н

^{1/}n = empty offset (n = 7 default value). 2/m = full offset (m = 7 default value).

FIGURE 2. Truth table.



AC test conditions:


Input pulse levels: GND to 3.0 V Input rise/fall times: ≤ 3 ns/V Input timing reference levels: 1.5 V Output reference levels: 1.5 V


FIGURE 3. Output load circuit.


STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-94511
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL A	SHEET 11


DESC FORM 193A JUL 94


🖚 9004708 0025403 2T7 🖿























NOTES:

- C_L = load capacitance and includes jig and probe capacitance.
- 2. The clocks (RCLK, WCLK) can be free-running during reset.
- 3. Holding WEN2/LD high during reset will make the pin act as a second write enable pin. Holding WEN2/LD low during reset will make the pin act as a load enable for the programmable flag offset registers.
- 4. After reset, the outputs will be low if \overline{OE} = low and tri-state if \overline{OE} = high.
- 5. tskew1 is the minimum time between a rising RCLK edge and a rising WCLK edge to guarantee that FF will go high during the current clock cycle. If the time between the rising edge of RCLK and the rising edge of WCLK is less than tskew1, then FF may not change state until the next WCLK edge.
- 6. t_{SKEW1} is the minimum time between a rising WCLK edge and a rising RCLK edge to guarantee that EF will go high during the current clock cycle. If the time between the rising edge of WCLK and the rising edge of RCLK is less than t_{SKEW1}, then EF may not change state until the next RCLK edge.
- 7. When t_{SKEW1} ≥ the minimum limit specified in table I, t_{FRL} (maximum) = t_{CLK} + t_{SKEW1}. When t_{SKEW1} < the minimum limit, t_{FRL} (maximum) = either 2t_{CLK} + t_{SKEW1} or t_{CLK} + t_{SKEW1}. The latency timing applies only at the empty boundary (EF = LOW).
- 8. If a write is performed on this rising edge of the write clock, there will be Full-6 words in the FIFO when AF goes low.
- 4096 m words.
- 10. tSKEW2 is the minimum time between a rising RCLK edge and a rising WCLK edge for AF to change during the current clock cycle. If the time between the rising edge of RCLK and the rising edge of WCLK is less than tSKEW2, then AF may not change state until the next WCLK edge.
- 11. PAE offset = n.
- 12. t_{SKEW2} is the minimum time between a rising WCLK edge and a rising RCLK edge for PAE to change during the current clock cycle. If the time between the rising edge of WCLK and the rising edge of RCLK is less than t_{SKEW2}, then PAE may not change state until the next RCLK rising edge.
- If a read is performed on this rising edge of the read clock, there will be Empty+n-1 words in the FIFO when PAE goes low.

FIGURE 4. Timing waveforms - continued.

STANDARD
MICROCIRCUIT DRAWING
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 43216-5000

SIZE

A

5962-94511

REVISION LEVEL
A
SHEET
21

DESC FORM 193A JUL 94

9004708 0025413 146

TABLE IIA. Electrical test requirements. 1/2/3/4/5/6/7/

Line	Test	Subgroups	Suba	roups
no.	requirements	(per method		-I-38535,
		5005, table I)	tabi	e III)
1		Device	Device	Device
		class M	class Q	class V
1	Interim electrical parameters (see 4.2)		1,7,9	1,7,9
2	Static burn-in I method 1015	Not required	Not required	Required
3	Same as line 1			1*,7* Δ
4	Dynamic burn-in (method 1015)	Required	Required	Required
5	Same as line 1			1*,7* Δ
6	Final electrical parameters	1*,2,3,7*, 8A,8B,9,10, 11	1*,2,3,7*, 8A,8B,9,10, 11	1*,2,3,7*, 8A,8B,9,10, 11
7	Group A test requirements	1,2,3,4**,7,8A ,8B,9,10, 11	1,2,3,4**,7, 8A,8B,9,10, 11	1,2,3,4**,7, 8A,8B,9,10, 11
8	Group C end-point electrical parameters	2,3 , 7, 8A,8B	1,2,3,7, 8A,8B	1,2,3,7, 8A,8B,9,10, 11 Δ
9	Group D end-point electrical parameters	2,3, 8A,8B	2,3, 8A,8B	2,3, 8A,8B
10	Group E end-point electrical parameters	1,7,9	1,7,9	1,7,9

- 1/ Blank spaces indicate tests are not applicable.
 2/ Any or all subgroups may be combined when using high-speed testers.
 3/ Subgroups 7 and 8 functional tests shall verify the truth table.
 4/ * indicates PDA applies to subgroup 1 and 7.

- <u>5</u>/ ** see 4.4.1e.
- 6/ Δ indicates delta limit (see table IIB) shall be required where specified, and the delta values shall be computed with reference to the previous interim electrical parameters (see line 1).
- 7/ See 4.4.1d.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-94511
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL A	SHEET 22

DESC FORM 193A **JUL 94**

9004708 0025414 082 **5**

TABLE IIB. Delta limits at +25°C.

Test <u>1</u> /	All device types
ILI	±10% of specified value in table I
10	±10% of specified value in table I

- 1/ The above parameter shall be recorded before and after the required burn-in and life tests to determine the delta.
- 4.3 Qualification inspection for device classes Q and V shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).
- 4.4 <u>Conformance inspection</u>. Technology conformance inspection for classes Q and V shall be in accordance with MIL-PRF-38535 including groups A, B, C, D, and E inspections and as specified herein except where option 2 of MIL-PRF-38535 permits alternate in-line control testing. Quality conformance inspection for device class M shall be in accordance with MIL-PRF-38535, appendix A and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

4.4.1 Group A inspection.

- a. Tests shall be as specified in table IIA herein.
- b. Subgroups 5 and 6 of table I of method 5005 of MIL-STD-883 shall be omitted.
- c. For device class M, subgroups 7 and 8 tests shall be sufficient to verify the truth table. For device classes Q and V, subgroups 7 and 8 shall include verifying the functionality of the device; these tests shall have been fault graded in accordance with MIL-STD-883, test method 5012 (see 1.5 herein).
- d. O/V (latch-up) tests shall be measured only for initial qualification and after any design or process changes which may affect the performance of the device. For device class M, procedures and circuits shall be maintained under document revision level control by the manufacturer and shall be made available to the preparing activity or acquiring activity upon request. For device classes Q and V, the procedures and circuits shall be under the control of the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the preparing activity or acquiring activity upon request. Testing shall be on all pins, on five devices with zero failures. Latch-up test shall be considered destructive. Information contained in JEDEC Standard number 17 may be used for reference.
- e. Subgroup 4 (C_{IN} and C_{OUT} measurements) shall be measured only for initial qualification and after any process or design changes which may affect input or output capacitance. Capacitance shall be measured between the designated terminal and GND at a frequency of 1 MHz. Sample size is 15 devices with no failures, and all input and output terminals tested.
- 4.4.2 Group C inspection. The group C inspection end-point electrical parameters shall be as specified in table IIA herein.
- 4.4.2.1 Additional criteria for device class M. Steady-state life test conditions, method 1005 of MIL-STD-883:
 - a. Test condition D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005.
 - b. $T_A = +125^{\circ}C$, minimum.
 - c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000	SIZE A		5962-94511
		REVISION LEVEL A	SHEET 23

DESC FORM 193A JUL 94

■ 9004708 0025415 Tl9 **■**

- 4.4.2.2 Additional criteria for device classes Q and V. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.
 - 4.4.3 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table IIA herein.
- 4.4.4 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein). RHA levels for device classes M, Q and V shall be as specified in MIL-PRF-38535. End-point electrical parameters shall be as specified in table IIA herein.
 - a. End-point electrical parameters shall be as specified in table IIA herein.
 - b. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535, appendix A, for the RHA level being tested. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at T_A = +25°C ±5°C, after exposure, to the subgroups specified in table IIA herein.
 - c. When specified in the purchase order or contract, a copy of the RHA delta limits shall be supplied.
- 4.5 <u>Delta measurements for device class V.</u> Delta measurements, as specified in table IIA, shall be made and recorded before and after the required burn-in screens and steady-state life tests to determine delta compliance. The electrical parameters to be measured, with associated delta limits are listed in table IIB. The device manufacturer may, at his option, either perform delta measurements or within 24 hours after burn-in perform final electrical parameter tests, subgroups 1, 7, and 9.
 - 5. PACKAGING
- 5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.
 - 6. NOTES

(This section contains information of a general or explanatory nature that may be helpful, but is not mandatory.)

- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
 - 6.1.2 <u>Substitutability</u>. Device class Q devices will replace device class M devices.
- 6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-973 using DD Form 1692, Engineering Change Proposal.
- 6.3 <u>Record of users</u>. Military and industrial users shall inform Defense Supply Center Columbus when a system application requires configuration control and which SMD's are applicable to that system. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronics devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0525.
- 6.4 <u>Comments</u>. Comments on this drawing should be directed to DSCC-VA, Columbus, Ohio 43216-5000, or telephone (614) 692-0674.

STANDARD
MICROCIRCUIT DRAWING
DEFENSE SUPPLY CENTER COLUMBUS
, COLUMBUS, OHIO 43216-5000

SIZE

A

5962-94511

REVISION LEVEL
A

24

DESC FORM 193A JUL 94

9004708 0025416 955

6.5 Symbols, definitions, and functional descriptions.

Symbol	Name	1/0	Description	
D0-D7	Data Inputs	1	Data inputs for an 8-bit bus.	
RS	Reset		When RS is set low, internal read and write pointers are set to the location of the RAM array, FF and PAF go high, and PAE and EF low. A reset is required before an initial WRITE after power-up.	
WCLK	Write Clock	1	When WEN is low, data is written into the FIFO on a low-to-high transition of WCLK, if the FIFO is not full.	
WEN	Write Enable	I	When WEN is low, data is written into the FIFO on every low-to-high transition of WCLK. When WEN is high, the FIFO holds the previous data. Data will not be written into the FIFO if the FF is low.	
RCEK	Read Clock	1	When REN is low, data is read from the FIFO on a low-to-high transition of RCLK , if the FIFO is not empty.	
REN	Read Enable		When REN is low, data is read from the FIFO on every low-to-high transition of RCLK. When REN is high, the output register holds the previous data. Data will not be read from the FIFO if the EF is LOW.	
ŌE	Output Enable	I	When OE is low, the data output bus is active. If OE is high, the output data bus will be in a high impedance state.	
EF	Empty Flag	0	When EF is low, the FIFO is empty and further data reads from the output are inhibited. When EF is high, the FIFO is not empty. EF is synchronized to RCLK.	
FF	Full Flag	0	When FF is low, the FIFO is full and further data writes into the input are inhibited. When FF is high, the FIFO is not full. FF is synchronized to WCLK.	
Q0-Q7	Data Outputs	0	Data ouputs for an 8 -bit bus.	
Vcc	Power	-	+5 volt power supply pin.	
GND	Ground	_	Ground pin.	

6.5.1 <u>Timing limits</u>. The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address setup time is shown as a minimum since the system must supply at least that much time (even though most devices do not require it). On the other hand, responses from the memory are specified from the device point of view. Thus, the access time is shown as a maximum since the device never provides data later than that time.

STANDARD
MICROCIRCUIT DRAWING
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 43216-5000

SIZE A		5962-94511
	REVISION LEVEL A	SHEET 25

DESC FORM 193A JUL 94

■ 9004708 0025417 891 **■**

6.5.2 Wa	veforms.
----------	----------

Waveform symbol	Input	Output
	MUST BE VALID	WILL BE VALID
	CHANGE FROM H TO L	WILL CHANGE FROM H TO L
	CHANGE FROM L TO H	WILL CHANGE FROM L TO H
XXXXXX	DON'T CARE ANY CHANGE PERMITTED	CHANGING STATE UNKNOWN
	-	HIGH IMPEDANCE

6.6 Sources of supply.

- 6.6.1 <u>Sources of supply for device classes N. Q. and V.</u> Sources of supply for device classes N, Q, and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DSCC-VA and have agreed to this drawing.
- 6.6.2 <u>Approved sources of supply for device class M.</u> Approved sources of supply for class M are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DSCC-VA.

STANDARD
MICROCIRCUIT DRAWING
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 43216-5000

SIZE
A
5962-94511

REVISION LEVEL
A
SHEET
A
26

DESC FORM 193A JUL 94

9004708 0025418 728

STANDARD MICROCIRCUIT DRAWING SOURCE APPROVAL BULLETIN

DATE: 96-11-20

Approved sources of supply for SMD 5962-94511 are listed below for immediate acquisition only and shall be added to MIL-HDBK-103 during the next revision. MIL-HDBK-103 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This bulletin is superseded by the next dated revision of MIL-HDBK-103.

Standard microcircuit drawing PIN <u>1</u> /	Vendor CAGE number	Vendor similar PIN <u>2</u> /
5962-9451101MXA	61772	IDT72241L50LB
5962-9451102MXA	61772	IDT72241L35LB
5962-9451103MXA	61772	IDT72241L25LB
5962-9451104MXA	61772	IDT72241L20LB

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. The device manufacturers listed herein are authorized to supply alternate lead finishes "A", "B", or "C" at their discretion. Contact the listed approved source of supply for further information.
- 2/ Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE number

61772

Vendor name and address

Integrated Device Technology, Inc. 2975 Stender Way Santa Clara, CA 95054-8015

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in this information bulletin.

1 of 1

9004708 0025419 664