|              |                           |        |    |          |                  |        |        | RE     | EVISI | ONS |       |  |      |             |        |      |             |      |      |                   |
|--------------|---------------------------|--------|----|----------|------------------|--------|--------|--------|-------|-----|-------|--|------|-------------|--------|------|-------------|------|------|-------------------|
| LTR          |                           |        |    |          | D                | ESCR   | IPTIC  | ON     |       |     |       |  | D    | ATE         | (YR-MO | -DA) |             | APPR | OVED |                   |
|              |                           |        |    | _        |                  |        | _      |        |       |     |       | -  |      |             |        |      |             |      |      |                   |
|              |                           |        |    |          |                  |        |        |        |       |     |       |  |      |             |        |      |             |      |      |                   |
|              |                           |        |    |          |                  |        |        |        |       |     |       |  |      |             |        |      |             |      |      |                   |
|              |                           |        |    |          |                  |        |        |        |       |     |       |  |      |             |        |      |             |      |      |                   |
|              |                           |        |    |          |                  |        |        |        |       |     |       |  |      |             |        |      |             |      |      |                   |
|              |                           |        |    |          |                  |        |        |        |       |     |       |  |      |             |        |      |             |      |      |                   |
|              |                           |        |    |          |                  |        |        |        |       |     |       |  |      |             |        |      |             |      |      |                   |
|              |                           |        |    |          |                  |        |        |        |       |     |       |  |      |             |        |      |             |      |      |                   |
|              |                           |        |    |          |                  |        |        |        |       |     |       |  |      |             |        |      |             |      |      |                   |
|              |                           |        |    |          |                  |        |        |        |       |     |       |  |      |             |        |      |             |      |      |                   |
|              |                           |        |    |          |                  |        |        |        |       |     |       |  |      |             |        |      |             |      |      |                   |
|              |                           |        |    |          |                  |        |        |        |       |     |       |  |      |             |        |      |             |      |      |                   |
|              |                           |        |    |          |                  |        |        |        |       |     |       |  |      |             |        |      |             |      |      |                   |
|              |                           |        |    |          |                  |        |        |        |       |     |       |  |      |             |        |      |             |      |      |                   |
|              |                           |        |    |          |                  |        |        |        |       |     |       |  |      |             |        |      |             |      |      |                   |
|              |                           |        |    |          |                  |        |        |        |       |     |       |  |      |             |        |      |             |      |      |                   |
|              |                           |        |    | <u> </u> |                  | T      | 1      |        |       |     |       |  | 1    | · · · · · · |        | l    |             |      |      |                   |
| REV          |                           |        |    | <u> </u> |                  |        |        |        |       |     |       |  |      |             |        |      |             |      |      |                   |
| SHEET        |                           |        |    |          |                  | ļ      |        |        |       |     |       |  |      |             |        |      |             |      |      |                   |
| REV          |                           |        |    |          |                  |        |        |        |       |     |       |  |      |             |        |      |             |      |      |                   |
| SHEET        | 15                        | 16     | 17 | 18       | 19               | 20     | 21     | 22     | 23    | 24  | 25    | 26   | 27   | 28          | 29     | 30   | 31          | 32   | 33   |                   |
| REV STATU    |                           |        |    | RE       | V                |        |        |        |       |     |       |  |      |             |        |      |             |      |      |                   |
| OF SHEET     | ,<br>——                   |        | ,  | SH       | EET              |        | 1      | 2      | 3     | 4   | 5     | 6  | 7    | 8           | 9      | 10   | 11          | 12   | 13   | 14                |
| PMIC N/A     |                           |        |    | PREP     | ARED E           |        | 1 A. K | erby   |       | Di  | EFENS |  |      |             |        |      | CENT        | ER   |      |                   |
| STA          | NDAR                      | RD     |    | <u> </u> |                  |        |        |        |       |     |       |  | AYTO | N, O        | HIO    | 454  | 44          |      |      |                   |
| MICRO        |                           |        |    | CHEC     | KED BY           |        | nanh V | . Nguy | en    |     | mod   | TDOI   |      | DT          | ~ T    | _    |             | CE   |      | T 77              |
| DRA          | WIN                       | G      |    |          |                  |        |        |        |       |     |       | LLEI   | _    |             |        |      | CMOS<br>RK. | SEI  | KIAL | זידו <sup>χ</sup> |
|              | THIS DRAWING IS AVAILABLE |        |    |          | OVED E           |        | nica L | Poet   | king  | 1   |       |  |      |             |        |      | ER,         | TTL  |      |                   |
| FOR USE BY A | CIES O                    | F THE  |    |          | Noou 2. Tock ing |        |        |        |       | 9   |       |  |      |             |        | MOS  | ruo         | PUT  | S,   |                   |
| DEPARTMEN'   | i OF D                    | EFENSE | •  | DRAW     | ING AF           | PROVAI | _ DATE | 95-03  | -06   | MOI |       | THIC   | - 21 | TITC        | JN     |      |             |      | _    |                   |
| AMSC N/A     |                           |        |    |          |                  |        |        |        |       | SIZ | E     | 1  | E CO |             |        | 59   | 62-         | 9475 | 0    |                   |
|              |                           |        |    | REVI     | SION L           | .EVEL  |        |        |       | A   |       | <u>.                                    </u> | 726  |             |        |      | <del></del> |      | •    |                   |
|              |                           |        |    |          |                  |        |        |        |       | SHE | C     | 1  | 01   | •           | 33     |      |             |      |      |                   |

DESC FORM 193


JUL 94

<u>DISTRIBUTION STATEMENT A.</u> Approved for public release; distribution is unlimited.

5962-E382-94

### 1. SCOPE

- 1.1 <u>Scope</u>. This drawing forms a part of a one part one part number documentation system (see 6.6 herein). Two product assurance classes consisting of military high reliability (device classes Q and M) and space application (device class V), and a choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). Device class M microcircuits represent non-JAN class B microcircuits in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices". When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN.
  - 1.2 PIN. The PIN shall be as shown in the following example:



- 1.2.1 RHA designator. Device class M RHA marked devices shall meet the MIL-I-38535 appendix A specified RHA levels and shall be marked with the appropriate RHA designator. Device classes Q and V RHA marked devices shall meet the MIL-I-38535 specified RHA levels and shall be marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.
  - 1.2.2 <u>Device type(s)</u>. The device type(s) shall identify the circuit function as follows:

| Device type | Generic number | Circuit function   |
|-------------|----------------|--|
| 01          |                | Serially controlled access network,<br>parallel/serial converter, TTL compatible<br>inputs, CMOS outputs |

1.2.3 <u>Device class designator</u>. The device class designator shall be a single letter identifying the product assurance level as follows:

Device class

## Device requirements documentation

М

Vendor self-certification to the requirements for non-JAN class B microcircuits in accordance with 1.2.1 of MIL-STD-883

Q or V

Certification and qualification to MIL-I-38535

1.2.4 <u>Case outline(s)</u>. The case outline(s) shall be as designated in MIL-STD-1835 and as follows:

| Outline letter | Descriptive designator | <u>Terminals</u> | Package style                    |
|----------------|------------------------|------------------|----------------------------------|
| X              | GDIP1-T28 or CDIP2-T28 | 28               | dual-in-line package             |
| Ÿ              | GDFP2-F28              | 28               | flat package                     |
| 3              | CQCC1-N28              | 28               | Leadless-chip-carrier<br>package |

1.2.5 <u>Lead finish</u>. The lead finish shall be as specified in MIL-STD-883 (see 3.1 herein) for class M or MIL-I-38535 for classes Q and V. Finish letter "X" shall not be marked on the microcircuit or its packaging. The "X" designation is for use in specifications when lead finishes A, B, and C are considered acceptable and interchangeable without preference.

| STANDARD<br>MICROCIRCUIT DRAWING                     | SIZE<br>A |                | 5962-94750 |
|--|-----------|----------------|------------|
| DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 |           | REVISION LEVEL | SHEET<br>2 |

DESC FORM 193A JUL 94

### 1.3 Absolute maximum ratings. 1/2/3/

### 1.4 Recommended operating conditions. 2/3/

### 1.5 Digital logic testing for device classes Q and V.

Fault coverage measurement of manufacturing logic tests (MIL-STD-883, test method 5012) - - - - - - XX percent 5/

- 3/ The limits for the parameters specified herein shall apply over the full specified V<sub>CC</sub> range and case temperature range of -55°C to +125°C.
- 4/ This value represents the maximum total current flowing into or out of all  $V_{\Gamma\Gamma}$  or GND pins.
- 5/ Values will be added when they become available from the qualified source.

| STANDARD<br>MICROCIRCUIT DRAWING                     | SIZE<br>A |                | 5962-94750 |
|--|-----------|----------------|------------|
| DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 |           | REVISION LEVEL | SHEET<br>3 |

DESC FORM 193A JUL 94

## 📟 9004708 0009469 T52 📟

<sup>1/</sup> Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability. The maximum junction temperature may be exceeded for allowable short duration burn-in screening conditions in accordance with method 5004 of MIL-STD-883.

<sup>2/</sup> Unless otherwise noted, all voltages are referenced to GND.

### 2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, bulletin, and handbook</u>. Unless otherwise specified, the following specification, standards, bulletin, and handbook of the issue listed in that issue of the Department of Defense Index of Specifications and Standards specified in the solicitation, form a part of this drawing to the extent specified herein.

### **SPECIFICATION**

MILITARY

MIL-I-38535 - Integrated Circuits, Manufacturing, General Specification for.

**STANDARDS** 

MILITARY

MIL-STD-883 - Test Methods and Procedures for Microelectronics.
MIL-STD-973 - Configuration Management.
MIL-STD-1835 - Microcircuit Case Outlines.

BULLETIN

MILITARY

MIL-BUL-103 - List of Standardized Military Drawings (SMD's).

HANDBOOK

MILITARY

MIL-HDBK-780 - Standardized Military Drawings.

(Copies of the specification, standards, bulletin, and handbook required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity.)

2.2 <u>Non-Government publications</u>. The following document(s) form a part of this document to the extent specified herein. Unless otherwise specified, the issues of the documents which are DOD adopted are those listed in the issue of the DODISS cited in the solicitation. Unless otherwise specified, the issues of documents not listed in the DODISS are the issues of the documents cited in the solicitation.

**ELECTRONIC INDUSTRIES ASSOCIATION (EIA)** 

JEDEC Standard No. 20 - Standardized for Description of 54/74ACXXXX and 54/74ACTXXXX Advanced High-Speed CMOS Devices.

(Applications for copies should be addressed to the Electronics Industries Association, 2001 Eye Street, NW, Washington, DC 20006.)

INSTITUTE OF ELECTRICAL AND ELECTRONICS ENGINEERS (IEEE)

IEEE Standard 1149.1 - IEEE Standard Test Access Port and Boundary-Scan Architecture.

(Applications for copies should be addressed to the Institute of Electrical and Electronics Engineers, 445 Hoes Lane, Piscataway, NJ 08854-4150.)

(Non-Government standards and other publications are normally available from the organizations that prepare or distribute the documents. These documents may also be available in or through libraries or other informational services.)

2.3 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence.

| STANDARD<br>MICROCIRCUIT DRAWING                     | SIZE<br>A |                | 5962-94750 |
|--|-----------|----------------|------------|
| DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 |           | REVISION LEVEL | SHEET<br>4 |

DESC FORM 193A JUL 94

9004708 0009470 774

### 3. REQUIREMENTS

- 3.1 Item requirements. The individual item requirements for device class M shall be in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices" and as specified herein. The individual item requirements for device classes Q and V shall be in accordance with MIL-I-38535, the device manufacturer's Quality Management (QM) plan, and as specified herein.
- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-STD-883 (see 3.1 herein) for device class M and MIL-I-38535 for device classes Q and V and herein.
  - 3.2.1 Case outlines. The case outlines shall be in accordance with 1.2.4 herein.
  - 3.2.2 Terminal connections. The terminal connections shall be as specified on figure 1.
  - 3.2.3 Mode and status register. The mode and status register shall be as specified on figure 2.
  - 3.2.4 Parallel processing interface. The parallel processing interface (PPI) shall be as specified on figure 3.
  - 3.2.5 TAP controller state diagram. The TAP controller state diagram shall be as specified on figure 4.
  - 3.2.6 Block diagrams. The block diagrams shall be as specified on figure 5.
- 3.2.7 <u>Synchronizer and consecutive read/write timing waveforms</u>. The synchronizer and consecutive read/write timing waveforms shall be as specified on figure 6.
- 3.2.8 <u>Serial scan interface timing waveforms</u>. The serial scan interface timing waveforms shall be as specified on figure 7.
- 3.2.9 <u>Write cycle and read cycle timing waveforms</u>. The write cycle and read cycle timing waveforms shall be as specified on figure 8.
- 3.2.10 Reset and interrupt timing waveform. The reset and interrupt timing waveform shall be as specified on figure 9.
  - 3.2.11 Test circuit. The test circuit shall be as specified on figure 10.
- 3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full case operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are defined in table I.
- 3.5 Marking. The part shall be marked with the PIN listed in 1.2 herein. Marking for device class M shall be in accordance with MIL-STD-883 (see 3.1 herein). In addition, the manufecturer's PIN may also be marked as listed in MIL-BUL-103. Marking for device classes Q and V shall be in accordance with MIL-I-38535.
- 3.5.1 <u>Certification/compliance mark</u>. The compliance mark for device class M shall be a "C" as required in MIL-STD-883 (see 3.1 herein). The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-I-38535.
- 3.6 <u>Certificate of compliance</u>. For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-BUL-103 (see 6.7.2 herein). For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.7.1 herein). The certificate of compliance submitted to DESC-EC prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device class M, the requirements of MIL-STD-883 (see 3.1 herein), or for device classes Q and V, the requirements of MIL-I-38535 and the requirements herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device class M in MIL-STD-883 (see 3.1 herein) or for device classes Q and V in MIL-I-38535 shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 Notification of change for device class M. For device class M, notification to DESC-EC of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change as defined in MIL-STD-973.
- 3.9 <u>Verification and review for device class M.</u> For device class M, DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
- 3.10 <u>Microcircuit group assignment for device class M.</u> Device class M devices covered by this drawing shall be in microcircuit group number 40 (see MIL-I-38535, appendix A).

| STANDARD<br>MICROCIRCUIT DRAWING                     | SIZE<br>A |                | 5962-94750 |
|--|-----------|----------------|------------|
| DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 |           | REVISION LEVEL | SHEET<br>5 |

DESC FORM 193A JUL 94

**--** 9004708 0009471 600 **--**

| Test and                              | Symbol                         | Test conditions 2/   | Device | Vcc   | Group A<br>subgroups | Limit: | s <u>3</u> / | Unit  |
|---------------------------------------|--------------------------------|--|--------|-------|----------------------|--------|--------------|-------|
| MIL-STD-883<br>test method <u>1</u> / |                                | $-55^{\circ}\text{C} \le T_{\text{C}} \le +125^{\circ}\text{C}$<br>+4.5 V $\le$ V <sub>CC</sub> $\le$ +5.5 V<br>unless otherwise specified     | type   |       | Jungi vapa           | Min    | Max          |       |
| iigh level output<br>voltage<br>3006  | V <sub>OH</sub> 1              | For all inputs affecting output under test  VIN = VIH or VIL  VIH = 2.0 V  VIH = 0.8 V  For all other inputs  VIN = VCC or GND  IOH = -50 MA   | ALL    | 4.5 V | 1, 2, 3              | 4-40   |              | V     |
|                                       | V <sub>OH2</sub>               | For all inputs affecting output under test  VIN = VIH OR VIL  VIN = 2.0 V  VIH = 0.8 V  For all other inputs  VIN = VCC OR GND  IOH = -50.0 µA |        | 5.5 ¥ |                      | 5.40   |              |       |
|                                       | V <sub>OH3</sub>               | For all inputs affecting output under test   |        | 4.5 V | 1                    | 3.86   |              |       |
|                                       |                                | VIN = VIH OR VIL<br>VIH = 2.0 V<br>VIH = 0.8 V<br>For all other inputs<br>VIN = VCC or GND<br>IOH = -24.0 mA                                   |        |       | 2, 3                 | 3.70   |              |       |
|                                       | V <sub>OH4</sub>               | For all inputs affecting output under test  VIN = VIH or VIL  VIH = 2.0 V  VIL = 0.8 V  For all other inputs  VIN = VCC or GND  IOH            |        | 5.5 V | 1                    | 4.86   |              |       |
|                                       |                                |  |        |       | 2, 3                 | 4.70   |              |       |
|                                       | v <sub>он5</sub><br><u>4</u> / | For all inputs affecting output under test  VIN = VIH OF VIL  VIH = 2.0 V  VIH = 0.8 V  For all other inputs  VIN = VCC OF GND  IOH = -50.0 mA |        | 5.5 V | 1, 2, 3              | 3.85   |              |       |
| Low level output<br>voltage<br>3007   | V <sub>OL</sub> 1              | For all inputs affecting output under test  VIN = VIH OF VIL  VIH = 2.0 V  VIL = 0.8 V  For all other inputs  VIN = VCC OF GND  IOL = 50.0 µA  |        | 4.5 V | 1, 2, 3              |        | 0.10         |       |
|                                       | V <sub>OL2</sub>               | For all inputs affecting output under test  VIN = VIH or VIL  VIH = 2.0 V  VIH = 0.8 V  For all other inputs  VIN = VCC or GND  IOL = 50.0 µA  |        | 5.5 V | 1, 2, 3              |        | 0.10         |       |
| e footnotes at end o                  | of table.                      |  |        |       |                      |        |              |       |
|                                       | STANDA                         |  | SIZE   |       |                      |        |              | 2-947 |

**9**004708 0009472 547 **=** 

| Test and<br>MIL-STD-883                        | Symbol  | Test conditions $\frac{2}{5}$ °C $\leq$ T <sub>C</sub> $\leq$ +125°C   | type      | v <sub>cc</sub> | Group A<br>subgroups | Limit  | ts <u>3</u> / | Unit |
|--|---|--|-----------|-----------------|----------------------|--|---------------|------|
| test method <u>1</u> /                         |   | $+4.5 \text{ V} \leq \text{V}_{CC} \leq +5.5$<br>unless otherwise<br>specified   | V         |                 |                      | Min  | Max           |      |
| Low level output<br>voltage<br>3007            | V <sub>OL3</sub>  | For all inputs affecti<br>output under test<br>V <sub>1N</sub> = V <sub>1H</sub> or V <sub>1L</sub><br>V <sub>1H</sub> = 2.0 v             | ng        | 4.5 V           | 1                    |  | 0.36          | V    |
|  |   | VIL = 0.8 V<br>For all other inputs<br>VIN = V <sub>CC</sub> or GND<br>I <sub>OL</sub> = 24.0 mA   |           |                 | 2, 3                 |  | 0.50          |      |
|  | V <sub>OL4</sub>  | For all inputs affectioutput under test  VIN = VIH OR VIL  VIH = 2.0 V  VIL = 0.8 V  |           | 5.5 V           | 1                    |  | 0.36          |      |
|  |   | VIL = 0.8 V For all other inputs VIN = VCC or GND IOL = 24.0 mA  | ALL       |                 | 2, 3                 |  | 0.50          |      |
|  | V <sub>OL5</sub>  | For all inputs affectioutput under test  VIN = VIH or VIL  VIH = 2.0 V  VIL = 0.8 V  For all other inputs  VIN = VCC or GND  IOL = 50.0 mA | ng        |                 | 1, 2, 3              |  | 1.65          |      |
| Maximum input leakage<br>current, high<br>3010 | IIH   | For input under test  V <sub>IN</sub> = 5.5 V  For all other inputs  V <sub>IN</sub> = V <sub>CC</sub> or GND                              | ALL       | 5.5 V           | 2, 3                 |  | +0.1          | μА   |
| Maximum input leakage<br>current, low<br>3009  | IIL   | TDI, OE inputs only For TDI and OE inputs  V <sub>IN</sub> = 0.0 V For all other inputs  V <sub>IN</sub> = V <sub>CC</sub>                 | All       | 5.5 V           | 1, 2, 3              |  | -385          | μА   |
|  |   | All other inputs For input under test  |           |                 | 1                    |  | -0.1          |      |
|  |   | $V_{IN} = GND$ For all other imputs $V_{IN} = V_{CC}$ or GND   |           |                 | 2, 3                 |  | -1.0          |      |
| Positive input<br>clamp voltage<br>3022        | v <sub>IC+</sub>  | For input under test<br>I <sub>IN</sub> = 18 mA  | ALL       | 5.5 V           | 1, 2, 3              |  | 5.7           | ٧    |
| Negative input<br>clamp voltage<br>3022        | v <sub>ic-</sub>  | For input under test<br>I <sub>IN</sub> = -18 mA   | ALL       | 5.5 V           | 1, 2, 3              |  | -1.2          |      |
| ee footnotes at end of t                       | able.   |  |           |                 |                      |  |               |      |
|  | TANDARD   | AUTNO  | SIZE<br>A |                 |                      |  | 5962-         | 9475 |
|  | MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 |  |           | 1,,,,,          | SION LEVE            | <del>,                                    </del> | SHEET         |      |

DESC FORM 193A JUL 94

■ 9004708 0009473 483 **■** 

| Test and   | Symbol                          | Test conditions  | 2/              | Device<br>type | V <sub>CC</sub>       | Group A<br>subgroups | Limi1    | ts <u>3</u> / | Uni   |
|--|---------------------------------|--|-----------------|----------------|-----------------------|----------------------|----------|---------------|-------|
| MIL-STD-883<br>test method <u>1</u> /                      |                                 | $-55^{\circ}\text{C} \leq \text{T}_{\text{C}} \leq +12$<br>$+4.5 \text{ V} \leq \text{V}_{\text{CC}} \leq +5$<br>unless otherwise sp | .5 V<br>ecified | сурс           |                       | Subgi Sups           | Min      | Max           |       |
| Three-state output<br>leakage current,                     | <sup>I</sup> ozh                | OE, R/W, STB, CE = 2.0 V or 0.0 V  |                 | ALL            | 4.5 V<br>and          | 1                    |          | 0.5           | μ#    |
| high<br>3021   | <u>5</u> /                      | For all other inputs V <sub>IN</sub> = V <sub>CC</sub> or GND  |                 |                | 5.5 V                 | 2, 3                 |          | 10.0          |       |
| Three-state output<br>leakage current,<br>low              | <sup>1</sup> ozL<br><u>5</u> /  | OE, R/W, STB, CE =<br>2.0 V or 0.0 V<br>For all other inputs   |                 | ALL            | 4.5 V<br>and<br>5.5 V | 1                    |          | -0.5          | μι    |
| 3021   | 2"                              | V <sub>IN</sub> = V <sub>CC</sub> or GND   |                 |                |                       | 2, 3                 |          | -10.0         |       |
| input/output leakage<br>current, high                      | I <sub>OZHT</sub>               | For input/output under V <sub>IN</sub> or V <sub>OUT</sub> = V <sub>CC</sub> or  |                 | ALL            | 4.5 V<br>and<br>5.5 V | 1                    |          | 0.6           | μ     |
|  | <u>5</u> /                      | R/W, CE, STB = 2.0 V or 0.0 V  |                 |                | ).,,                  | 2, 3                 |          | 11.0          |       |
| Input/output leakage<br>current, low                       | <sup>I</sup> ozlt<br><u>5</u> / | For input/output under test  V <sub>IN</sub> or <sub>OUT</sub> = V <sub>CC</sub> or GND  |                 | All            | 4.5 V<br>and<br>5.5 V | 1<br>2, 3            |          | -0.6<br>-11.0 | μ     |
|  | <u> </u>                        | R/W, CE, STB = 2.0 V or 0.0 V  |                 |                |                       |                      |          | ļ             | -     |
| Quiescent supply<br>current, high<br>3005                  | <sup>I</sup> ccH                | T <u>DI</u> float<br>(OE current subtracted<br>For all other inputs  | 4)              | ALL            | 5.5 V                 | 1                    |          | 8.0           | $\mu$ |
| 3003   |                                 | V <sub>IN</sub> = V <sub>CC</sub> or GND   |                 | <u> </u>       |                       | 2, 3                 |          | 160           | ļ     |
|  |                                 | TDI, OE = 0.0 V For all other inputs   |                 | ALL            | 5.5 9                 | 2, 3                 |          | 768<br>920    | $\mu$ |
| Quiescent supply   |                                 | $V_{IN} = V_{CC}$ or GND  TDI float  |                 | All            | 5.5 V                 | 1                    |          | 8.0           | μ     |
| current, low<br>3005                                       | ICCL                            | (OE current subtracted For all other inputs  V <sub>IN</sub> = V <sub>CC</sub> or GND  | <b>d)</b>       |                |                       | 2, 3                 |          | 160           |       |
|  |                                 | TDI, OE = 0.0 V  |                 | ALL            | 5.5 V                 | 1                    |          | 768           | $\mu$ |
|  |                                 | For all other inputs $V_{IN} = V_{CC} \text{ or GND}$  |                 |                |                       | 2, 3                 |          | 920           |       |
| Quiescent supply current, three-state                      | I <sub>CCZ</sub>                | TDI, OE float<br>For all other inputs  |                 | ALL            | 5.5 V                 | 1                    |          | 8.0           | μ     |
| 3005   | <u>5</u> /                      | V <sub>IN</sub> = V <sub>CC</sub> or GND   |                 |                |                       | 2, 3                 | <u> </u> | 160           | _     |
| Quiescent supply current<br>delta, TTL input level<br>3005 | Δ1 <sub>CC</sub>                | For input under test  V <sub>IN</sub> =3.4 V  TDI, OE float  |                 | All            | 5.5 V                 | 1, 2, 3              |          | 1.60          | m     |
|  | _                               | For input under test  V <sub>IN</sub> = 3.4 V  TDI, OE test only Float untested pin  |                 |                |                       |                      |          | 1.65          |       |
| Input capacitance<br>3012                                  | c <sup>IN</sup>                 | See 4.4.15   |                 | All            | 0.0 V                 | 4                    |          | 8             | P     |
| Output capacitance<br>3012                                 | COUT                            |  |                 |                | 5.0 V                 | 4                    |          | 15            |       |
| Power dissipation capacitance                              | C <sub>PD</sub> 7/              |  |                 |                |                       | 4                    |          | 100           |       |
| ee footnotes at end of tab                                 | le.                             |  |                 |                |                       |                      |          |               |       |
| ATS  | ANDARD                          |  | SIZ             | E              |                       |                      |          | 962-9         | 475   |
| MICROCIRO<br>DEFENSE ELECTRO                               | CUIT DRA                        |  | A               |                |                       |                      |          |               |       |
| DAYTON,  |                                 |  |                 |                | KEVISI                | ON LEVEL             |          | HEET<br>8     |       |

■ 9004708 0009474 31T ■

| test method <u>1</u> /<br>Functional test<br>3014      |                      |   | 127 6               | type | 1 1                   | subgroups                             |         |              | 4         |
|--|----------------------|---|---------------------|------|-----------------------|---------------------------------------|---------|--------------|-----------|
|  |                      | $-55^{\circ}C \le T_C \le +$<br>$+4.5 \ V \le V_{CC} \le$<br>unless otherwise | +5.5 V<br>specified | -    |                       |                                       | Min     | Max          |           |
|  |                      | See 4.4.1c  |                     | All  | 4.5 V<br>and<br>5.5 V | 7, 8                                  |         |              |           |
| Propagation delay time,<br>Am to Dn                    | tPLH1,               | C <sub>L</sub> = 50 pF minimum<br>R <sub>L</sub> = 500Ω,                      | a,                  | ALL  | 4.5 V                 | 1                                     | 6.5     | 21.0         | n:        |
| All to bit   | PHL1                 | See figure 6  |                     |      |                       | 2, 3                                  | 6.5     | 24.0         | <u>_</u>  |
| Propagat <u>ion</u> delay time,<br>Am to RDY           | t <sub>PLH2</sub> ,  |   |                     | ALL  | 4.5 V                 | 1                                     | 5.5     | 18.5         | n         |
| Am to Roi  | tPHL2                | ]   |                     |      | <u> </u>              | 2, 3                                  | 5.5     | 21.0         |           |
| Propagation delay time,                                | tPLH3,               | }   | !                   | ALL  | 4.5 V                 | 1                                     | 7.5     | 34.0         | n         |
| SUK LO DI.   | *PHL3                | ]   |                     |      |                       | 2, 3                                  | 7.5     | <b>3</b> 9.0 |           |
| Propagati <u>on</u> delay time,<br>SCK to RDY          | t <sub>PHL4</sub>    |   | ļ                   | All  | 4.5 v                 | 1                                     | 10.0    | 31.0         | n         |
| \$CK 10 KV1  | 5,                   |   | ļ                   |      |                       | 2, 3                                  | 10.0    | 36.0         | <u> </u>  |
| Propagati <u>on </u> delay time,<br>STB to RDY         | t <sub>PLH5</sub>    |   | •                   | ALL  | 4.5 V                 | 1                                     | 7.0     | 20.0         | l n       |
| 310 to no.   | <u>u</u> ,           |   | ļ                   |      | <u> </u>              | 2, 3                                  | 7.0     | 24.0         | <u> </u>  |
| Prop <u>ag</u> ati <u>on</u> delay time,<br>R/W to RDY | tPLH6,               |   | !                   | ALL  | 4.5 V                 | 1                                     | 5.0     | 16.5         | ľ         |
| NA CO ILL  | *PHL6*               |   | į                   |      |                       | 2, 3                                  | 5.0     | 19.5         | <u> </u>  |
| Setup time, high,<br>STB to SCK                        | t<br>971             |   | Ī                   | All  | 4.5 V                 | 1, 2, 3                               | 7.5     |              | ľ         |
| Hold time, low <u>,</u><br>STB to SCK, RDY to STB      | t <sub>h</sub> 1     | ]   | J                   | ALL  | 4.5 V                 | 1, 2, 3                               | 0.0     |              | n         |
| Pulse width, high or low<br>SCK                        | t <sub>y1</sub>      |   | J                   | ALL  | 4.5 V                 | 1, 2, 3                               | 20.0    |              | ľ         |
| Pulse width, high or low<br>STB                        | t<br>9 <sup>y2</sup> |   |                     | ALL  | 4.5 V                 | 1, 2, 3                               | 6.0     |              | ľ         |
| Propagation delay time,<br>FRZ to TCK                  | t <sub>PLH7,</sub>   | $C_L = 50 \text{ pF minimum}$ $R_L = 500\Omega$ ,                             | ۸,                  | ALL  | 4.5 V                 | 1                                     | 3.0     | 11.5         | ľ         |
| FRZ TO TCK   | 1 PHL7 8/            | See figure 7  | l                   |      |                       | 2, 3                                  | 3.0     | 13.5         | 1         |
| Propagation delay time,                                | t <sub>PLH8</sub> ,  | 1   | !                   | ALL  | 4.5 V                 | 1                                     | 3.5     | 13.0         | ſ         |
| TDI to TDO   | *PHL8                |   |                     |      |                       | 2, 3                                  | 3.5     | 15.0         |           |
| Propagation delay time,                                | t <sub>PLH9</sub> ,  | 1   | I                   | ALL  | 4.5 V                 | 1                                     | 5.5     | 17.5         | ŗ         |
| SCK to TDO   | tPHL9                |   | ļ                   |      |                       | 2, 3                                  | 5.5     | 19.5         | İ_        |
| Propagation delay time,                                | t <sub>PLH10</sub> , | 1   | ļ                   | ALL  | 4.5 V                 | 1                                     | 4.5     | 16.0         | r         |
| SCK to TMS   | t PHL10              |   |                     |      |                       | 2, 3                                  | 4.5     | 18.5         |           |
| Propagation delay time,                                | tPLH11,              | 1   |                     | ALL  | 4.5 V                 | 1                                     | 3.0     | 12.0         | ١,        |
| SCK to TCK   | t PHL11              |   |                     |      |                       | 2, 3                                  | 3.0     | 14.0         | 1         |
| ee footnotes at end of table                           | <u> </u>             | <u></u>   |                     | 1    | <u> </u>              |                                       | <u></u> | <u></u>      |           |
| CITAN  |                      |   | SIZI                | E    |                       | · · · · · · · · · · · · · · · · · · · | 1.      |              |           |
| STAN<br>MICROCIRCU                                     | IDARD<br>JIT DRAWI   | ing   | A                   |      |                       |                                       | 35      | 962-94       | 475<br>—— |
| DEFENSE ELECTRON:<br>DAYTON, O                         |                      |   |                     | ,    | REVISI                | ON LEVEL                              | SHE     | EET<br>9     |           |

9004708 0009475 256

| Test and<br>MIL-STD-883                                  | Symbol                  | Test conditions $2/$<br>-55°C $\leq$ T <sub>C</sub> $\leq$ +125°C                         | Device<br>type | v <sub>cc</sub> | Group A<br>subgroups | Limits | 3/   | Unit     |
|--|-------------------------|---|----------------|-----------------|----------------------|--------|------|----------|
| test method 1/   |                         | $+4.5 \text{ V} \leq \text{V}_{CC}^{C} \leq +5.5 \text{ V}$<br>unless otherwise specified |                |                 |                      | Min    | Max  |          |
| Propagation delay time, output enable, OE to TCK         | tpZL1/                  | $C_L = 50 \text{ pF minimum},$<br>$R_1 = 500\Omega,$                                      | ALL            | 4.5 V           | 1                    | 2.0    | 11.0 | ns       |
|  | <u>8</u> /              | $R_{L}^{L} = 500\Omega$ ,<br>See figure 7   |                |                 | 2, 3                 | 2.0    | 13.0 | <u> </u> |
| ropagation delay time,<br>output disable, OE to TCK      | tpLZ1,                  |   | ALL            | 4.5 V           | 1                    | 1.5    | 9.5  | ns       |
|  | *PHZ1<br>8/             |   |                |                 | 2, 3                 | 1.5    | 11.0 |          |
| Propagation delay_time, output enable, OE to TDO         | t <sub>PZL2</sub> ,     |   | All            | 4.5 V           | 1                    | 2.0    | 11.0 | ns       |
| output enable, of to 150                                 | t <sub>PZH2</sub>       |   |                |                 | 2, 3                 | 2.0    | 13.0 | <u> </u> |
| Propagation delay <u>ti</u> me,                          | t <sub>PLZ2</sub> ,     |   | ALL            | 4.5 V           | 1                    | 1.5    | 9.5  | ns       |
| output disable, OE to TDO                                | PHZ2                    |   |                |                 | 2, 3                 | 1.5    | 11.0 |          |
| Propagation delay_time,<br>output enable, OE to TMSD     | tPZL3,                  |   | ALL            | 4.5 V           | 1                    | 2.0    | 11.0 | ns       |
| Output enable, or to inso                                | <sup>t</sup> PZH3<br>8/ |   | <u> </u>       |                 | 2, 3                 | 2.0    | 13.0 |          |
| Propagation delay <u>ti</u> me,                          | t <sub>PLZ3</sub> ,     | 1   | All            | 4.5 V           | 1                    | 1.5    | 9.5  | ns       |
| output disable, OE to<br>TMSO                            | tPHZ3                   |   |                |                 | 2, 3                 | 1.5    | 11.0 |          |
| Propagation delay <u>t</u> ime,                          | t <sub>PZL4</sub> ,     |   | ALL            | 4.5 V           | 1                    | 2.0    | 11.0 | ns       |
| output enable, OE to TMS1                                | tPZH4<br>8/             |   |                |                 | 2, 3                 | 2.0    | 13.0 |          |
| Propagation delay <u>ti</u> me,<br>output disable, OE to | t <sub>PLZ4</sub> ,     | 1   | ALL            | 4.5 V           | 1                    | 1.5    | 9.5  | ns       |
| TMS1   | EPHZ4                   |   |                |                 | 2, 3                 | 1.5    | 11.0 |          |
| Setup time, high or low,<br>TDI to SCK                   | t s2 2 2                |   | ALL            | 4.5 V           | 1, 2, 3              | 7.5    |      | ns       |
| Hold time, high or low,<br>TDI to SCK                    | th2                     | 1   | ALL            | 4.5 V           | 1, 2, 3              | 0.5    |      | ns       |
| Maximum clock frequency                                  | f <sub>MAX</sub>        | _   | ALL            | 4.5 V           | 1, 2, 3              | 25.0   |      | MH2      |

See footnotes at end of table.

SCK

| STANDARD<br>MICROCIRCUIT DRAWING<br>DEFENSE ELECTRONICS SUPPLY CENTER<br>DAYTON, OHIO 45444 | SIZE<br>A |                | 5962-94750  |
|---|-----------|----------------|-------------|
|   |           | REVISION LEVEL | SHEET<br>10 |

DESC FORM 193A JUL 94

: **==** 9004708 0009476 192 **==** 

| Test and<br>MIL-STD-883   | Symbol                                    | Test conditions<br>-55°C ≤ T <sub>C</sub> ≤ +1                                  |                   | Device<br>type | v <sub>cc</sub> | Group A<br>subgroups | Limit      | s <u>3</u> / | Uni |
|---|---|---|-------------------|----------------|-----------------|----------------------|------------|--------------|-----|
| test method 1/  |   | $-55^{\circ}C \le T_{C} \le +1$ +4.5 V ≤ V <sub>CC</sub> ≤ + unless otherwise s | 5.5 V<br>pecified |                |                 |                      | Min        | Max          |     |
| ropagation delay time,<br>output enable, CE to RDY                        | t <sub>PZH5</sub> ,                       | $C_L = 50 \text{ pF minimum,}$<br>$R_L = 500\Omega$                             |                   | ALL            | 4.5 V           | 1                    | 2.0        | 11.0         | ns  |
|   | E/ZL5                                     | $R_{L}^{\perp} = 500\Omega$ ,<br>See figure 8                                   | ļ                 |                |                 | 2, 3                 | 2.0        | 13.0         |     |
| ropagation delay <u>ti</u> me, <u>Output</u> disable, CE to RDY           | t <sub>PHZ5</sub> ,                       |   |                   | ALL            | 4.5 V           | 1                    | 1.5        | 8.5          | ns  |
|   | *PLZ5                                     |   |                   |                | ļ               | 2, 3                 | 1.5        | 10.0         |     |
| ropagation delay <u>t</u> ime,<br>output enable, CE to Dn                 | t <sub>PZH6</sub> ,<br>t <sub>PZL6</sub>  |   |                   | All            | 4.5 V           | 1                    | 1.5        | 14.0         | ns  |
|   | +=  |   | -                 |                | 1 5 11          | 2, 3                 | 1.5<br>2.5 | 16.5         | -   |
| Propagation delay <u>ti</u> me,<br>output disable, CE to Dn               | t <sub>PHZ6</sub> ,                       |   |                   | All            | 4.5 V           | 2, 3                 | 2.5        | 14.5         | ns  |
| Propagation delay time,   | º′  |   | }                 | ALL            | 4.5 V           | 1                    | 3.0        | 15.0         | ns  |
| output enable, R/W to Dn  | t <sub>PZL</sub> 7,<br>t <sub>PZH</sub> 7 |   |                   |                |                 | 2, 3                 | 3.0        | 17.5         |     |
| Propagation delay time,   | t <sub>PLZ7</sub> ,                       | •   |                   | All            | 4.5 V           | 1                    | 3.0        | 14.0         | ns  |
| output disable, R/W to Dn   | tPHZ7                                     |   |                   |                |                 | 2, 3                 | 3.0        | 16.0         |     |
| ropagation delay time,  | t <sub>PZH8</sub> ,                       |   |                   | All            | 4.5 V           | 1                    | 3.0        | 14.0         | ns  |
| output enable, STB to Dn  | t <sub>PZL8</sub><br>8/                   |   |                   |                |                 | 2, 3                 | 3.0        | 16.0         |     |
| Propagation delay time,<br>output disable, STB to Dn                      | t <sub>PHZ8</sub> ,                       |   |                   | ALL            | 4.5 V           | 1                    | 2.5        | 12.0         | ns  |
|   | EPLZ8                                     |   |                   |                |                 | 2, 3                 | 2.5        | 14.5         | _   |
| Se <u>tu</u> p time, high,<br>CE to STB                                   | t<br>9/                                   |   |                   | ALL            | 4.5 V           | 1, 2, 3              | 0.5        |              | ns  |
| Ho <u>ld</u> time, high,<br>CE to STB                                     | t <sub>h</sub> 3                          |   |                   | ALL            | 4.5 V           | 1, 2, 3              | 1.0        |              | n   |
| Setup time, high or low,<br>R/W to STB                                    | t <sub>s4</sub> 2/                        |   |                   | ALL            | 4.5 V           | 1, 2, 3              | 1.0        |              | ns  |
| Hold_time, high or low,<br>R/W to STB                                     | th4                                       |   |                   | All            | 4.5 V           | 1, 2, 3              | 0.5        |              | ns  |
| Setup time, high or low,<br>Am to STB                                     | t <sub>9</sub> 5                          |   |                   | ALL            | 4.5 V           | 1, 2, 3              | 5.0        |              | n:  |
| Hold time, high or low,<br>Am to STB                                      | t<br>9 <sup>5</sup>                       |   |                   | ALL            | 4.5 V           | 1, 2, 3              | 4.5        |              | n   |
| Setup time, high or low,<br>Dn to STB                                     | t<br>9/                                   |   |                   | ALL            | 4.5 V           | 1, 2, 3              | 0.0        |              | n   |
| Hold time, high or low,<br>Dn to STB                                      | t <sub>h6</sub>                           |   |                   | All            | 4.5 V           | 1, 2, 3              | 4.5        |              | n:  |
| ee footnotes at end of table  | ÷.  |   |                   |                | •               |                      |            |              |     |
|   | IDARD                                     |   | SIZE<br>A         |                |                 |                      | 59         | 962-9        | 475 |
| MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 |   |   | 1                 | REVISIO        | ON LEVEL        | SHI                  | EET<br>11  |              |     |

: 📟 9004708 0009477 029 📟

TABLE I. <u>Electrical performance characteristics</u> - Continued.

| Test and<br>MIL-STD-883          | Symbol                           | Test conditions 2/<br>-55°C ≤ T. ≤ +125°C   | Device<br>type | v <sub>cc</sub> | Group A<br>subgroups | Limit | s <u>3</u> / | Unit |
|----------------------------------|----------------------------------|---|----------------|-----------------|----------------------|-------|--------------|------|
| test method 1/                   |                                  | -55°C ≤ T <sub>C</sub> ≤ +125 <sup>o</sup> C<br>+4.5 V ≤ V <sub>CC</sub> ≤ +5.5 V<br>unless otherwise specified | ,,             |                 |                      | Min   | Max          |      |
| Propagation delay time,          | t <sub>PHL12</sub>               | C <sub>L</sub> = 50 pF minimum,   | ALL            | 4.5 V           | 1                    | 7.0   | 26.0         | ns   |
| RST to INT                       | 8/                               | R <sub>L</sub> = 500Ω,<br>See figure 9  |                |                 | 2, 3                 | 7.0   | 28.0         |      |
| Propagation delay time,          | <sup>t</sup> PLH13               |   | ALL            | 4.5 V           | 1                    | 5.5   | 18.0         | ns   |
| RST to TDO                       | 8/                               |   |                |                 | 2, 3                 | 5.5   | 21.0         |      |
| Propagation delay time,          | tpHL14,                          |   | ALL            | 4.5 V           | 1                    | 9.0   | 29.0         | ns   |
| SCK to INT                       | t <sub>PLH14</sub><br>8/         |   |                |                 | 2, 3                 | 9.0   | 34.0         |      |
| Propagation delay time,          | tPHL15,                          |   | All            | 4.5 V           | 1                    | 8.0   | 25.0         | ns   |
| RST to Dn                        | <sup>t</sup> PLH15               |   |                |                 | 2, 3                 | 8.0   | 29.5         |      |
| Propagation delay time,          | t <sub>PHL16</sub> ,             |   | ALL            | 4.5 V           | 1                    | 8.0   | 27.0         | ns   |
| RST to RDY                       | <sup>t</sup> PLH16<br><u>8</u> / |   |                |                 | 2, 3                 | 8.0   | 31.0         |      |
| Propagation delay time,          | t <sub>PLH17</sub>               |   | ALL            | 4.5 V           | 1                    | 5.5   | 17.0         | ns   |
| RST to TMS                       | 8/                               |   |                |                 | 2, 3                 | 5.5   | 20.0         |      |
| Pu <u>lse</u> width, low,<br>RST | t<br>9 <sup>y</sup> 3            |   | ALL            | 4.5 V           | 1, 2, 3              | 6.5   |              | ns   |
| Recovery time, SCK to RST        | t BEC                            |   | ALL            | 4.5 V           | 1, 2, 3              | 1.0   |              | ns   |

- 1/ For tests not listed in the referenced MIL-STD-883 (e.g.  $\Delta I_{CC}$ ), utilize the general test procedure under the conditions listed herein. All inputs and outputs shall be tested, as applicable, to the tests in table I herein.
- 2/ Each input/output, as applicable, shall be tested at the specified temperature, for the specified limits, to the tests in table I herein. Output terminals not designated shall be high level logic, low level logic, or open, except for the  $\Delta I_{CC}$  and  $I_{CC}$  tests, the output terminals shall be open. When performing the  $\Delta I_{CC}$  and  $I_{CC}$  tests, the current meter shall be placed in the circuit such that all current flows through the meter.
- 3/ For negative and positive voltage and current values, the sign designates the potential difference in reference to GND and the direction of current flow respectively; and the absolute value of the magnitude, not the sign, is relative to the minimum and maximum limits, as applicable, listed herein. All devices shall meet the limits specified in table I, as applicable, at 4.5 V  $\leq$  V<sub>CC</sub>  $\leq$  5.5 V.
- 4/ Transmission driving tests are performed at  $V_{CC}$  = 5.5 V dc with a 2 ms duration maximum. This test may be performed using  $V_{IN}$  =  $V_{CC}$  or GND. When  $V_{IN}$  =  $V_{CC}$  or GND is used, the test is guaranteed for  $V_{IN}$  = 2.0 V or 0.8 V.
- 5/ Three-state output conditions are required.
- 6/ This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or  $V_{CC}$ . This test may be performed either one input at a time (preferred method) or with all input pins simultaneously at  $V_{IN} = V_{CC}$  -2.1 V (alternate method). When the test is performed using the alternate test method, the maximum limits is equal to the number of inputs at a high TTL input level times 1.6 mA or 1.65 mA, as applicable; and the preferred method and limits are guaranteed.

| STANDARD<br>MICROCIRCUIT DRAWING                     | SIZE<br>A |                | 5962-94750  |
|--|-----------|----------------|-------------|
| DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 |           | REVISION LEVEL | SHEET<br>12 |

■ 9004708 0009478 T65 ■

- $\underline{7}/$  Power dissipation capacitance ( $C_{pD}$ ) determines both the power consumption ( $P_{D}$ ) and current consumption ( $I_{S}$ ).

 $P_D = (C_{PD} + C_L) (V_{CC} \times V_{CC})f + (I_{CC} \times V_{CC}) + (n \times d \times \Delta I_{CC} \times V_{CC})$   $I_S = (C_{PD} + C_L) V_{CC}f + I_{CC} + (n \times d \times \Delta I_{CC})$ and f is the frequency of the input signal, n is the number of device inputs at TTL levels; and d is the duty cycle of the input signal.

- 8/ AC limits at  $V_{CC}$  = 5.5 V are equal to the limits at  $V_{CC}$  = 4.5 V and guaranteed by testing at  $V_{CC}$  = 4.5 V. Minimum propagation delay time limits for  $V_{CC}$  = 5.5 V shall be guaranteed to be no more than 0.5 ns less than those specified at  $V_{CC}$  = 4.5 V in table I herein. For propagation delay tests, all paths must be tested.
- 9/ This parameter shall be guaranteed, if not tested, to the limits in table I herein.

| Device type        |                    | 01                 |                    |
|--------------------|--------------------|--------------------|--------------------|
| Case outlines      |                    | X, Y and 3         |                    |
| Terminal<br>number | Terminal<br>symbol | Terminat<br>number | Terminal<br>symbol |
| 1                  | RST                | 15                 | D4                 |
| 2                  | SCK                | 16                 | 05                 |
| 3                  | 0E                 | 17                 | D6                 |
| 4                  | CE                 | 18                 | D7                 |
| 5                  | R/W                | 19                 | INT                |
| 6                  | STB                | 20                 | RDY                |
| 7                  | AO                 | 21                 | TDO                |
| 8                  | A1                 | 22                 | GND                |
| 9                  | A2                 | 23                 | TMSO               |
| 10                 | DO                 | 24                 | TMS1               |
| 11                 | D1                 | 25                 | TCK                |
| 12                 | D2                 | 26                 | TDI                |
| 13                 | D3                 | 27                 | FRZ                |
| 14                 | GND                | 28                 | v <sub>cc</sub>    |

FIGURE 1. Terminal connections.

| STANDARD<br>MICROCIRCUIT DRAWING                     | SIZE<br>A |                | 5962-94750  |
|--|-----------|----------------|-------------|
| DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 |           | REVISION LEVEL | SHEET<br>13 |

DESC FORM 193A JUL 94

9004708 0009479 9T1 **==** 

|   | Terminal symbol description  |
|---|--|
| Terminal symbol                         | Description  |
| RST (input)                             | The reset pin is an asynchronous input that, when low, initializes device type O1. Mode bits, shifter/buffer and 32-bit counter control logic, TCK control, and the parallel processor interface (PPI) are all initialized to define states. RST has hysteresis for improved noise immunity. |
| SCK (input)                             | The system clock drives all internal timing. Also, TCK is a gated and buffered version of SCK SCK has hysteresis for improved noise immunity.  |
| DE (input)                              | Output enable three-states all serial scan interface (SSI) outputs when high. A 20 k $\Omega$ pull-up resistor is connected to automatically three-state these outputs when this signal is floating.   |
| CE (input)                              | Chip enable, when <u>lo</u> w, enables the parall <u>el</u> processor <u>in</u> terface (PPI) for byte transfers. Dn (n = 0 to 7) and RDY are three-stated if CE is high. CE has hysteresis for improved noise immunity.   |
| R/W (input)                             | Read/write defines a parallel processor interface (PPI) cycle - Read when high, write when low R/W has hysteresis for improved noise immunity.   |
| STB (input)                             | Strobe is used for timing all parallel processor interface (PPI) byte transfers. Dn ( $n=0$ to 7) are three-stated when STB is high. All other PPI inputs must meet specified setup and hold times with respect to this signal. STB has hysteresis for improved noise immunity.              |
| Am (m = 0 to 2)                         | The address pins are used to select the register to be written to or read from.  |
| Dn (n = 0 to 7)<br>(I/0)                | Bidirectional pins used to transfer parallel data to and from device type 01.  |
| INT (output)                            | Interrupt is used to trigger a host interrupt for any of the defined interrupt events. INT is active high.   |
| RDY (three-state output)                | Ready is used to synchronize asynchronous byte transfers between the host and device type O1.  When low, RDY signals that the addressed register is ready to be accessed. RDY is enabled whe CE is low.  |
| TDO (three-state output)                | Test data out is the serial scan output from device type 01. TDO is enabled when OE is low.  |
| TMS (0 to 1)<br>(three-state<br>output) | The test mode select pins are serial outputs used to supply control logic to the unit under test (UUT). TMS (0 to 1) are enabled when OE is low.   |
| TCK (three-state output)                | The test clock output is a buffered version of SCK for distribution in the unit under test. TCK control logic starts and stops TCK to prevent overflow and underflow conditions. TCK is enabled when OE is low.  |
| TDI (input)                             | Test data in is the serial scan input to device type 01. A 20 $k\Omega$ pull-up resistor is connected to force TDI to a logic 1 when the TDO line from the unit under test is floating.  |
| FRZ (input)                             | The freeze pin is used to generate user-specific pulses on TCK. If the FRZ enable mode bit is set, TCK will be forced high if FRZ goes high. FRZ has hysteresis for improved noise immunity  |

FIGURE 1. Terminal connections - Continued.

| STANDARD<br>MICROCIRCUIT DRAWING                     | SIZE<br>A |                | 5962-94750  |
|--|-----------|----------------|-------------|
| DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 |           | REVISION LEVEL | SHEET<br>14 |

# 9004708 0009480 613 📟

| Mode register 0 (Mode 0) |               |                          |                |                |                                 |                    |                       |
|--------------------------|---------------|--------------------------|----------------|----------------|---------------------------------|--------------------|-----------------------|
| Bit 7                    | Bit 6         | Bit 5                    | Bit 4          | Bit 3          | Bit 2                           | Bit 1              | Bit O                 |
| TDO<br>enable            | TDI<br>enable | 32 Bit counter<br>enable | TMSO<br>enable | TMS1<br>enable | 32 Bit counter<br>Freeze enable | TMS high<br>enable | Loop-around<br>enable |

This register  $\underline{is}$  purely a mode register. All bits are writeable and readable. The value 00100000 is placed in this register upon RST low or a synchronous reset operation. The following describes each Bit:

- Bit 7: This bit signifies that the TDO shifter/buffer is enabled for shift operations. If this bit is set, the TDO shifter/buffer will cause TCK to stop if it is empty.
- Bit 6: This bit signifies that the TDI shifter/buffer is enabled for shift operations. If this bit is set, the TDI shifter/buffer will cause TCK to stop if it is full
- Bit 5: This bit signifies that the 32-bit counter is enabled. If this bit is set, the counter will cause TCK to stop if it has not been loaded or if it has reached terminal count.
- Bit 4: This bit signifies that the TMSO shifter/buffer is enabled for shift operations. If this bit is set, the TMSO shifter/buffer will cause TCK to stop if it is empty.
- Bit 3: This bit signifies that the TMS1 shifter/buffer is enabled for shift operations. If this bit is set, the TMS1 shifter/buffer will cause TCK to stop if it is empty.
- Bit 2: If this bit is set, the 32-bit counter will cause a single TCK pulse to be issued upon terminal count.
- Bit 1: If this bit is set, TMS will be forced high when the 32-bit counter is at state 00000001.
- Bit O: This bit causes TDI to be connected directly back through TDO for loop-around operations.

FIGURE 2. Mode and status registers.

| STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 | SIZE<br>A |                | 5962-94750  |
|--|-----------|----------------|-------------|
|  |           | REVISION LEVEL | SHEET<br>15 |

DESC FORM 193A JUL 94

9004708 0009481 55T **=** 

|                            | Mode register 1 (Mode 1)   |                                       |  |  |                      |                   |                   |
|----------------------------|----------------------------|---------------------------------------|--|--|----------------------|-------------------|-------------------|
| Bit 7                      | Bit 6                      | Bit 5                                 | Bit 4  | Bit 3  | Bit 2                | Bit 1             | Bit O             |
| TDO<br>interrupt<br>enable | TDI<br>interrupt<br>enable | 32 bit counter<br>interrupt<br>enable | Pseudo ramdom<br>pattern<br>generator (PRPG)<br>enable | Serial<br>signature<br>compactor (SSC)<br>enable | Freeze pin<br>enable | Test<br>loop-back | Test<br>Loop-back |

This register <u>is purely a mode register</u>. All bits are writeable and readable. The value 00000000 is placed in this register upon RST low or a synchronous reset operation. The following describes each Bit:

- Bit 7: If this bit is set, and the TDO shifter/buffer is not full, the INT pin will go high.
- Bit 6: If this bit is set, and the TDI shifter/buffer is not empty, the INT pin will go high.
- Bit 5: If this bit is set, and the 32-bit counter is not loaded or has reached terminal count, the INT pin will go high.
- Bit 4: This bit signifies that the TDO shifter/buffer is reconfigured as a 32-bit Pseudo Random Pattern Generator (PRPG). If set, and MODEO Bit 7 is set, the TDO shifter/buffer will stop TCK until a seed value has been written to all four of the 8-bit Linear Feedback Shift register (LFSR) segments.
- Bit 3: This bit signifies that the TDI shifter/buffer is reconfigured as a 16-bit Serial Signature Compactor (SSC). If set, the TDI shifter/buffer will cause TCK to stop until a seed value has been written to the two TDI registers.
- Bit 2: If this bit is set, a high value on FRZ will force TCK high.

Bits 1 and 0: These bits are used to control test loop-back operations according to the following table:

| Mode 1<br>Bit 1 | Mode 1<br>Bit 0 | Function         |
|-----------------|-----------------|------------------|
| 0               | 0               | Normal operation |
| 0               | 1               | Loop-back TDO    |
| 1               | 0               | Loop-back TMSO   |
| 1               | 0               | Loop-back TMS1   |

FIGURE 2. Mode and status registers - Continued.

| STANDARD<br>MICROCIRCUIT DRAWING<br>DEFENSE ELECTRONICS SUPPLY CENTER<br>DAYTON, OHIO 45444 | SIZE<br>A |                | 5962-94750  |
|---|-----------|----------------|-------------|
|   |           | REVISION LEVEL | SHEET<br>16 |

DESC FORM 193A JUL 94

9004708 0009482 496

|          |          | Me       | ode register 2 | (Mode 2) (Write      | )                |       |                                     |
|----------|----------|----------|----------------|----------------------|------------------|-------|-------------------------------------|
| Bit 7    | Bit 6    | Bit 5    | Bit 4          | Bit 3                | Bit 2            | Bit 1 | Bit 0                               |
| Not used | Not used | Not used | Not used       | Continuous<br>update | Update<br>status | Reset | Single<br>step<br>32-bit<br>counter |

| Mode register 2 (Mode 2) (Read) |            |                          |             |             |                      |       |                                  |
|---------------------------------|------------|--------------------------|-------------|-------------|----------------------|-------|----------------------------------|
| Bit 7                           | Bit 6      | Bit 5                    | Bit 4       | Bit 3       | Bit 2                | Bit 1 | Bit 0                            |
| TDO status                      | TDI status | 32-bit<br>counter status | TMSO status | TMS1 status | Continuous<br>update | Reset | Single step<br>32-bit<br>counter |

This register contains both mode and status bits. Bits 4 to 7 are status bits only. Bit 3 is a <u>sta</u>tus bit during read operations and a mode bit during write operations. Bits 0 to 2 are mode bits only. Upon RST low, or a synchronous reset, the value <u>placed</u> in Mode 2 is 10111000 (read mode). Latches used to update status bits 4 to 7 retain their last state upon RST and are in an "unknown" state after power-up. To initialize the latches to a known state, they need to be updated using the update bit (bit 2). The following describes each Bit:

- Bit 7: Set high if the TDO shifter/buffer is not full, i.e., it is ready to be written.
- Bit 6: Set high if the TDI shifter/buffer is not empty, i.a., it is ready to be read.
- Bit 5: Set high if the 32-bit counter has not been loaded, or has reached terminal count.
- Bit 4: Set high if the TMSO shifter/buffer is not full, i.e., it is ready to be written.
- Bit 3 (Read cycle): Set high if the TMS1 shifter/buffer is not full, i.e., it is ready to be written.
- Bit 3 (Write cycle): If set, will cause all status bits to be continuously updated.
- Bit 2 (Read cycle): Shows the state of the continuous update bit during read operations (Bit 3 during writes).
- Bit 2 (Write cycle): If set, will cause a pulse to be issued internally that will update 2 status bits. This bit will be reset upon completion of the pulse. The state of this bit is not readable. It is reset upon RST low.
- Bit 1: If set, will cause a synchronous reset of all functions except the parallel interface. The value of this bit will return to zero when the reset operation is complete.
- Bit O: If set, will cause the 32-bit counter to count for one clock cycle. The value of this bit will return to zero when the single step operation is complete.

FIGURE 2. Mode and status registers - Continued.

| STANDARD<br>MICROCIRCUIT DRAWING                     | SIZE<br>A |                | 5962-94750  |
|--|-----------|----------------|-------------|
| DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 |           | REVISION LEVEL | SHEET<br>17 |

DESC FORM 193A JUL 94

## Parallel processor interface (PPI) address assignment:

The following table defines which register is selected for access with the address lines, A = 0 to 2.

| PPI address assignment |    |    |     |                     |  |  |
|------------------------|----|----|-----|---------------------|--|--|
| A2                     | ΑΊ | AO | R/W | Function            |  |  |
| 0                      | 0  | 0  | 0   | TDO shifter/buffer  |  |  |
| 0                      | 0  | 0  | 1   | Counter register 1  |  |  |
| 0                      | 0  | 1  | 0   | TDI shifter/buffer  |  |  |
| 0                      | 0  | 1  | 1   | TDI shifter/buffer  |  |  |
| 0                      | 1  | 0  | 0   | TMSO shifter/buffer |  |  |
| 0                      | 1  | 0  | 1   | Counter register 2  |  |  |
| 0                      | 1  | 1  | 0   | TMS1 shifter/buffer |  |  |
| 0                      | 1  | 1  | 1   | Counter register 3  |  |  |
| 1                      | 0  | 0  | 0   | 32-bit counter      |  |  |
| 1                      | 0  | 0  | 1   | Counter register 0  |  |  |
| 1                      | 0  | 1  | 0   | MODEO               |  |  |
| 1                      | 0  | 1  | 1   | MODEO               |  |  |
| 1                      | 1  | 0  | 0   | MODE1               |  |  |
| 1                      | 1  | 0  | 1   | MODE1               |  |  |
| 1                      | 1  | 1  | 0   | MODE2               |  |  |
| 1                      | 1  | 1  | 1   | MODE2               |  |  |

FIGURE 3. Parallel processor interface.

| STANDARD<br>MICROCIRCUIT DRAWING                     | SIZE<br>A |                | 5962-94750  |
|--|-----------|----------------|-------------|
| DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 |           | REVISION LEVEL | SHEET<br>18 |

DESC FORM 193A JUL 94

9004708 0009484 269

## Ready Logic:

 $\frac{RDY}{RDY}$  = O signifies that the device is ready to complete the current PPI cycle. The logic that determines the state of RDY is summarized in the following table.

| R/W | Write<br>synchronizer<br>busy | TDO shifter/buffer full and Am (m = 2 to 0) = 0 | TMSO shifter/buffer full and Am (m = 2 to 0) = 2 | TMS1 shifter/buffer full and Am (m = 2 to 0) = 3 | Read<br>synchronizer<br>busy | TDI shifter/buffer empty and Am (m = 2 to 0) = 1 | RDY |
|-----|-------------------------------|---|--|--|------------------------------|--|-----|
| 0   | 1                             | X   | Х  | х  | х                            | X  | 1   |
| 0   | Х                             | 1   | Х  | х  | х                            | X  | 1   |
| 0   | х                             | X   | 1  | х  | х                            | X  | 1   |
| 0   | Х                             | χ   | х  | 1  | х                            | X  | 1   |
| 0   | 0                             | 0   | 0  | 0  | х                            | х  | 0   |
| 1   | х                             | X   | х  | х  | 1                            | x  | 1   |
| 1   | х                             | X   | Х  | х  | х                            | 1  | 1   |
| 1   | Х                             | Х   | х  | х  | 0                            | O  | 0   |

## Interrupt logic:

Interrupts can be generated using the INT pin. Three events can trigger INT high. Each event has its own mode bit associated with it for masking or enabling these interupts. The following table outlines operation of the INT pin.


| MODE1(7) = 1 and TDO<br>shifter/buffer not full | MODE1(6) = 1 and TD1<br>shifter/buffer not empty | MODE1(5) = 1 and<br>CNT32 not loaded, or at<br>terminal count | INT |
|---|--|---|-----|
| 1   | х  | Х   | 1   |
| X   | 1  | х   | 1   |
| X   | Х  | 1   | 1   |
| 0   | 0  | 0   | 0   |

FIGURE 3. Parallel processor interface - Continued.


| STANDARD<br>MICROCIRCUIT DRAWING                     | SIZE<br>A |                | 5962-94750  |
|--|-----------|----------------|-------------|
| DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 |           | REVISION LEVEL | SHEET<br>19 |

DESC FORM 193A JUL 94


9004708 0009485 lT5 📟




**9004708 0009486 031** 




9004708 0009487 T78 📟




**■ 9004708 0009488 904 ■** 




9004708 0009489 840 📼



9004708 0009490 562



9004708 0009491 419



NOTE: Enable =  $t_{PZL1}$ ,  $t_{PZH1}$ ,  $t_{PZL2}$ ,  $t_{PZH2}$ ,  $t_{PZL3}$ ,  $t_{PZH3}$ ,  $t_{PZL4}$  and  $t_{PZH4}$ .


Disable =  $t_{PLZ1}$ ,  $t_{PHZ1}$ ,  $t_{PLZ2}$ ,  $t_{PHZ2}$ ,  $t_{PLZ3}$ ,  $t_{FHZ3}$ ,  $t_{PLZ4}$  and  $t_{PHZ4}$ .

FIGURE 7. Serial scan interface timing waveforms.


| STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 | SIZE<br>A |                | 5962-94750  |
|--|-----------|----------------|-------------|
|  |           | REVISION LEVEL | SHEET<br>26 |

DESC FORM 193A JUL 94

9004708 0009492 335




9004708 0009493 271 📰



JUL 94

9004708 0009494 108



## NOTES:

1.

- When measuring  $t_{PLZ}$  and  $t_{PZL}$ :  $v_{TEST} = 7.0 \text{ V}$ . When measuring  $t_{PHZ}$ ,  $t_{PZH}$ ,  $t_{PLH}$  and  $t_{PHL}$ :  $v_{TEST} = \text{open}$ . The  $t_{PZL}$  and  $t_{PLZ}$  reference waveform is for the output under test with internal conditions such that the output is at  $v_{OL}$  except when disabled by the output enable control. The  $t_{PZH}$  and  $t_{PHZ}$  reference waveform is for the output under test with internal conditions such that the output is at  $v_{OH}$  except when disabled by the output  $C_L = 50$  pF minimum or equivalent (includes test jig and probe capacitance).  $R_L = 500\Omega$  or equivalent.

- $R_T^L = 50\Omega$  or equivalent.
- Input signal from pulse generator:  $V_{IN}$  = 0.0 V to 3.0 V; PRR  $\leq$  10 MHz;  $t_r \leq$  2.5 ns;  $t_f \leq$  2.5 ns;  $t_r$  and  $t_f$  shall be measured from 0.3 to 2.7 V and 2.7 V to 0.3 V, respectively; duty cycle = 50 percent.
- Timing parameters shall be tested at a minimum input frequency of 1 MHz.
- The outputs are measured one at a time with one transition per measurement.

## FIGURE 10. Test circuit.

| STANDARD<br>MICROCIRCUIT DRAWING<br>DEFENSE ELECTRONICS SUPPLY CENTER<br>DAYTON, OHIO 45444 | SIZE<br>A |                | 5962-94750  |
|---|-----------|----------------|-------------|
|   |           | REVISION LEVEL | SHEET<br>29 |

DESC FORM 193A JUL 94

9004708 0009495 044 🖿

- 4. QUALITY ASSURANCE PROVISIONS
- 4.1 <u>Sampling and inspection</u>. For device class M, sampling and inspection procedures shall be in accordance with MIL-STD-883 (see 3.1 herein). For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-I-38535 and the device manufacturer's QM plan.
- 4.2 <u>Screening</u>. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. For device classes Q and V, screening shall be in accordance with MIL-I-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection.
- 4.2.1 Additional criteria for device class M.
  - a.Burn-in test, method 1015 of MIL-STD-883.
    - (1) Test condition A, B, C or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
    - (2)  $T_A = +125$ °C, minimum.
  - b.Interim and final electrical test parameters shall be as specified in table II herein.
- 4.2.2 Additional criteria for device classes Q and V.
  - a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-I-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-I-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
  - b. Interim and final electrical test parameters shall be as specified in table II herein.
  - c. Additional screening for device class V beyond the requirements of device class Q shall be as specified in appendix B of MIL-I-38535.
- 4.3 Qualification inspection for device classes Q and V. Qualification inspection for device classes Q and V shall be in accordance with MIL-I-38535. Inspections to be performed shall be those specified in MIL-I-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).
- 4.3.1 <u>Electrostatic discharge sensitivity qualification inspection</u>. Electrostatic discharge sensitivity (ESDS) testing shall be performed in accordance with MIL-STD-883, method 3015. ESDS testing shall be measured only for initial qualification and after process or design changes which may affect ESDS classification.
- 4.4 <u>Conformance inspection</u>. Quality conformance inspection for device class M shall be in accordance with MIL-STD-883 (see 3.1 herein) and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4). Technology conformance inspection for classes Q and V shall be in accordance with MIL-I-38535 including groups A, B, C, D, and E inspections and as specified herein except where option 2 of MIL-I-38535 permits alternate in-line control testing.
- 4.4.1 Group A inspection.
  - a. Tests shall be as specified in table II herein.
  - b. C<sub>IN</sub>, C<sub>OUT</sub>, and C<sub>PD</sub> shall be measured only for initial qualification and after process or design changes which may affect capacitance. C<sub>IN</sub> and C<sub>OUT</sub> shall be measured between the designated terminal and GND at a frequency of 1 MHz. C<sub>PD</sub> shall be tested in accordance with the latest revision of JEDEC Standard No. 20 and table I, herein. For C<sub>IN</sub>, C<sub>OUT</sub>, and C<sub>PD</sub>, test all applicable pins on five devices with zero failures.

| STANDARD<br>MICROCIRCUIT DRAWING<br>DEFENSE ELECTRONICS SUPPLY CENTER<br>DAYTON, OHIO 45444 | SIZE<br>A |                | 5962-94750  |
|---|-----------|----------------|-------------|
|   |           | REVISION LEVEL | SHEET<br>30 |

9004708 0009496 T80 **=** 

For  $C_{\mathrm{IN}}$ ,  $C_{\mathrm{OUT}}$ , and  $C_{\mathrm{PD}}$ , a device manufacturer may qualify devices by functional groups. A specific functional group shall be composed of function types, that by design, will yield the same capacitance values when tested in accordance with table I, herein. The device manufacturer shall set a function group limit for the  $C_{\mathrm{IN}}$ ,  $C_{\mathrm{QUT}}$ , and  $C_{\mathrm{PD}}$  tests. The device manufacturer may then test one device functional group, to the limits and conditions specified herein. All other device functions in that particular functional group shall be guaranteed, if not tested, to the limits and test conditions specified in table I, herein. The device manufacturers shall submit to DESC-EC the device functions listed in each functional group and the test results for each device tested.

- c. For device class M, subgroups 7 and 8 tests shall be sufficient to verify the functionality of the device. For device classes Q and V, subgroups 7 and 8 shall include verifying the functionality of the device; these tests shall have been fault graded in accordance with MIL-STD-883, test method 5012 (see 1.5 herein).
- 4.4.2 <u>Group C inspection</u>. The group C inspection end-point electrical parameters shall be as specified in table II herein.
- 4.4.2.1 Additional criteria for device class M. Steady-state life test conditions, method 1005 of MIL-STD-883:
  - a. Test condition A, B, C or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005.
  - b.  $T_A = +125$ °C, minimum.
  - c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.
- 4.4.2.2 Additional criteria for device classes Q and V. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-I-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB, in accordance with MIL-I-38535, and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005.
- 4.4.3 <u>Group D inspection</u>. The group D inspection end-point electrical parameters shall be as specified in table II herein.
- 4.4.4 Group E inspection. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein). RHA levels for device classes Q and V shall be M, D, R, and H and for device class M shall be M and D.
  - a. End-point electrical parameters shall be as specified in table II herein.
  - b. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-I-38535, appendix A, for the RHA level being tested. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-I-38535 for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at T<sub>A</sub> = +25°C ±5°C, after exposure, to the subgroups specified in table II herein.
  - c. When specified in the purchase order or contract, a copy of the RHA delta limits shall be supplied.

| STANDARD<br>MICROCIRCUIT DRAWING<br>DEFENSE ELECTRONICS SUPPLY CENTER<br>DAYTON, OHIO 45444 | SIZE<br>A |                | 5962-94750  |
|---|-----------|----------------|-------------|
|   |           | REVISION LEVEL | SHEET<br>31 |

DESC FORM 193A JUL 94

9004708 0009497 917 📟

TABLE II. Electrical test requirements.

| Test requirements                                 | Subgroups<br>(in accordance with<br>MIL-STD-883,<br>TM 5005, table I) | (in accor               | roups<br>dance with<br>, table III) |
|---|---|-------------------------|-------------------------------------|
|   | Device class M  | Device class Q          | Device class V                      |
| Interim electrical parameters (see 4.2)           |   | 1                       | 1                                   |
| Final electrical parameters (see 4.2)             | 1/ 1,2,3,7,8,9  | 1/ 1,2,3,7,8,9          | <u>2</u> / 1,2,3,7,8,9              |
| Group A test requirements (see 4.4)               | 1,2,3,4,7,8,9,<br>10,11   | 1,2,3,4,7,8,9,<br>10,11 | 1,2,3,4,7,8,9,<br>10,11             |
| Group C end-point electrical parameters (see 4.4) | 1,2,3   | 1,2,3                   | 1,2,3                               |
| Group D end-point electrical parameters (see 4.4) | 1,2,3   | 1,2,3                   | 1,2,3                               |
| Group E end-point electrical parameters (see 4.4) | 1,7,9   | 1,7,9                   | 1,7,9                               |

- 1/ PDA applies to subgroup 1.
- 2/ PDA applies to subgroups 1 and 7.
- 4.5 Methods of inspection. Methods of inspection shall be specified as follows:
- 4.5.1 <u>Voltage and current</u>. Unless otherwise specified, all voltages given are referenced to the microcircuit GND terminal. Currents given are conventional current and positive when flowing into the referenced terminal.

## 5. PACKAGING

5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-STD-883 (see 3.1 herein) for device class M and MIL-I-38535 for device classes Q and V.

### 6. NOTES

- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
- 6.1.2 Substitutability. Device class Q devices will replace device class M devices.
- 6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-973 using DD Form 1692, Engineering Change Proposal.
- 6.3 <u>Record of users</u>. Military and industrial users shall inform Defense Electronics Supply Center when a system application requires configuration control and which SMD's are applicable to that system. DESC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DESC-EC, telephone (513) 296-6047.
- 6.4 <u>Comments</u>. Comments on this drawing should be directed to DESC-EC, Dayton, Ohio 45444-5270, or telephone (513) 296-5377.

| STANDARD<br>MICROCIRCUIT DRAWING<br>DEFENSE ELECTRONICS SUPPLY CENTER<br>DAYTON, OHIO 45444 | SIZE<br>A |                | 5962-94750  |
|---|-----------|----------------|-------------|
|   |           | REVISION LEVEL | SHEET<br>32 |

DESC FORM 193A JUL 94

**9004708 0009498 853 🛤** 

| 6.5 <u>Abbreviations, symbols, and definitions</u> . The abbreviations, symbols, and definitions used herein are defined in MIL-I-38535 and MIL-STD-1331 and as follows:  |                              |           |                              |                     |  |  |
|---|------------------------------|-----------|------------------------------|---------------------|--|--|
| GND Ground zero voltage potential.  1cc Quiescent supply current.  1IL Input current low.  1IH Input current high.  1c Ambient temperature.  7 Ambient temperature.  9 CC Positive supply voltage.  1 C Output terminal-to-GND capacitance.  1 C Output terminal-to-GND capacitance.  1 C Power dissipation capacitance.  2 COUT Power dissipation capacitance.  9 Power dissipation capacitance.  1 C Negative input clamp voltage.  2 C Negative input clamp voltage.  3 C Negative input clamp voltage.  4 C Negative input clamp voltage.  5 C Negative input clamp voltage.  6 C Negative input clamp voltage.  6 C Negative input clamp voltage.  7 C Negative input clamp voltage.  8 C Negative input clamp voltage.  9 C Negative input clamp voltage.  1 C Negative input clamp voltage.  2 C Negative input clamp voltage.  2 C Negative input clamp voltage.  3 C Negative input clamp voltage.  4 C Negative input clamp voltage.  5 C Negative input clamp voltage.  6 C |                              |           |                              |                     |  |  |
| Military documentation format   | Example PIN under new system |           | acturing<br>e <u>listing</u> | Document<br>Listing |  |  |
| New MIL-H-38534 Standard Microcircuit 596<br>Drawings   | 2-XXXXXZZ(H or K)YY          | QML-38534 | . MIL-                       | BUL-103             |  |  |
| New MIL-I-38535 Standard Microcircuit 596<br>Drawings   | 2-XXXXXZZ(Q or V)YY          | QML-38535 | MIL-                         | BUL-103             |  |  |
| New 1.2.1 of MIL-STD-883 Standard 596<br>Microcircuit Drawings  | 2-XXXXXZZ(M)YY               | MIL-BUL-1 | O3 MIL-                      | BUL-103             |  |  |
| 6.7 Sources of supply.  |                              |           |                              |                     |  |  |
| 6.7.1 <u>Sources of supply for device classes Q and V</u> . Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DESC-EC and have agreed to this drawing.   |                              |           |                              |                     |  |  |
| 6.7.2 <u>Approved sources of supply for device class M</u> . Approved sources of supply for class M are listed in MIL-BUL-103. The vendors listed in MIL-BUL-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DESC-EC.  |                              |           |                              |                     |  |  |
|   |                              |           |                              |                     |  |  |
|   |                              |           |                              |                     |  |  |
|   |                              |           |                              |                     |  |  |
| 4   |                              |           |                              |                     |  |  |
|   |                              |           |                              |                     |  |  |
| STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444  |                              | ZE        |                              | 5962-94750          |  |  |
|   | ENTER                        | REV       | ISION LEVEL                  | SHEET<br>33         |  |  |