
									DEVIO	IONIC										
LTR		REVISIONS DESCRIPTION									D	ATF (V	′R-MΩ-I	DA)	<u> </u>	APPE	ROVE	<u> </u>		
Α	Corr	ection	e to ta	hla I									DATE (YR-MO-DA) 98-03-23			k				
В		device													0-08		K. A. Cottongim Ray Monnin			
REV SHEET	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В		
REV	35 B	36 B	37 B	38 B	39 B	40 B	41	42	43	44					1 40	I	-,	-		
SHEET	15						I R I	l R	R	В	45 B	46 B	47 B	48 R	49 B	50 B	51 B	52	В	B
		17	18	19	20	B 21	B 22	B 23	B 24	8 25	46 B 26	47 B 27	48 B 28	49 B 29	50 B 30	51 B 31	-	B 33	B 34	
REV STATU		16	17	18 RE\	19						В	В	В	В	В	В	В	52 B		
REV STATU OF SHEETS		16	17		19 /		21	22	23	24	B 25	B 26	B 27	B 28	B 29	B 30	B 31	52 B 32	33	34
OF SHEETS	S		17	RE\ SHE	19 /	20 BY	21 B	22 B	23 B	24 B	B 25 B 5	B 26 B 6	B 27 B 7	B 28 B 8	B 29 B 9 CENT BOX	B 30 B 10 ER C	B 31 B	52 B 32 B 12	33 B	34 B
PMIC N/A STA MICRO	NDA	RD CUI		RE\ SHE PREI Gai	19 PARED ry Zahr CKED I	BY Jones	21 B	22 B	23 B	24 B 4	B 25 B 5	B 26 B 6	B 27 B 7 E SU	B 28 B 8 PPLY P. O. MBUS	B 29 B 9 CENT BOX, OHIC	B 30 B 10 ER C 3990 432	B 31 B 11 OLUM	52 B 32 B 12 BUS	33 B	34 B
PMIC N/A STA MICRO DRA THIS DRAWI FOR U DEPA	NDA OCIR AWIN ING IS A JSE BY ARTMEN	RD CUI' IG VAILAI	T	REN SHE PREI Gai CHE Mic	19 / EET PARED ry Zahr CKED I chael C	BY Jones	21 B 1	22 B 2	23 B	24 B 4	B 25 B 5	B 26 B 6	B 27 B 7 E SU COLUM	B 28 B 8 PPLY P. O. MBUS	B 29 B 9 CENT BOX OHIO	B 30 B 10 FER C 3990 432	B 31 B 11 OLUM 16-500	52 B 32 B 12 BUS	33 B	34 B 14
PMIC N/A STA MICRO DRA THIS DRAWI	NDA OCIR AWIN ING IS A JSE BY ARTMEN INCIES (RD CUI' IG VAILAI ALL ITS DF THE	T	REN SHE PREI Gai CHE Mic	19 / EET PARED ry Zahr CKED I chael C	BY Jones O BY Cotton	21 B 1	22 B 2	23 B	24 B 4 MIC (4)	B 25 B 5 DE	B 26 B 6	B 27 B 7 E SU T, H'MICRO	B 28 B 8 PPLY P. O. MBUS YBRID	B 29 B 9 CENT BOX OHIO	B 30 B 10 FER C 3990 432 GITAL	B 31 B 11 OLUM 16-500	52 B 32 B 12 BUS 00	33 B 13	34 B 14
PMIC N/A STA MICRO DRA THIS DRAWI FOR U DEPA AND AGE	NDA OCIR AWIN ING IS A JSE BY JRTMEN INCIES (RD CUI' IG VAILAI ALL ITS DF THE	T	REV SHE PREI Gai CHEL Mid	19 / EET PARED ry Zahr CKED I chael C	BY Jones O BY Cotton APPRC 97-0	21 B 1	22 B 2	23 B	24 B 4 MIC (4)	B 25 B 5 DE	B 26 B 6	B 27 B 7 E SU COLUM	B 28 B 8 PPLY P. O. MBUS YBRID	B 29 B 9 CENT BOX OHIO	B 30 B 10 FER C 3990 432 GITAL	B 31 B 11 OLUM 16-500	52 B 32 B 12 BUS 00	33 B 13	34 B 14

1. SCOPE

- 1.1 <u>Scope</u>. This drawing documents five product assurance classes, class D (lowest reliability), class E, (exceptions), class G (lowest high reliability), class H (high reliability), and class K, (highest reliability) and a choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of radiation hardness assurance levels are reflected in the PIN.
 - 1.2 PIN. The PIN shall be as shown in the following example:



- 1.2.1 <u>Radiation hardness assurance (RHA) designator</u>. Device classes H and K RHA marked devices shall meet the MIL-PRF-38534 specified RHA levels and shall be marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.
 - 1.2.2 <u>Device type(s)</u>. The device type(s) shall identify the circuit function as follows:

Device type	Generic number	Circuit function
01	AD14060BF/QML-4	Quad digital signal processor, +5 V supply, 40 MHz, Twelve, 40 megabyte/s link ports (3 from each processor),
02	AD14060TF/QML-4	Four, 40 megabit/s independent serial ports (1 from each processor) Quad digital signal processor, +5 V supply, 40 MHz, Twelve, 40 megabyte/s link ports (3 from each processor),
		Four, 40 megabit/s independent serial ports (1 from each processor)

1.2.3 <u>Device class designator</u>. This device class designator shall be a single letter identifying the product assurance level as follows:

Device class

Device performance documentation

D, E, G, H, or K

Certification and qualification to MIL-PRF-38534

1.2.4 <u>Case outline(s)</u>. The case outline(s) shall be as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	<u>Terminals</u>	Package style
X	See figure 1	308	Quad ceramic flat pack

- 1.2.5 Lead finish. The lead finish shall be as specified in MIL-PRF-38534.
- 1.3 Absolute maximum ratings. 1/

Supply voltage (V _{DD})	-0.3 V dc to +7.0 V dc
Input voltage (V _{IN})	-0.5 V dc to V _{DD} + 0.5 V dc
Output voltage swing (V _{OUT})	-0.5 V dc to V _{DD} + 0.5 V dc -0.3 V dc to V _{DD} + 0.5 V dc
Load capacitance	200 pF
Junction temperature under bias (T _J)	+130°C
Junction to case temperature $(\theta_{IC})^{\top}$	0.36° C/W
Lead temperature soldering (5 seconds)	+280° C
Storage temperature range	-65°C to +150°C

1/ Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.

STANDARD
MICROCIRCUIT DRAWING
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 43216-5000

SIZE A		5962-97506
	REVISION LEVEL B	SHEET 2

1.4 Recommended operating conditions.

Case operating temperature range (T_C):

Device type 01 -40° C to +100° C
Device type 02 -55° C to +125° C

2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbook.</u> The following specification, standards, and handbook form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those listed in the issue of the Department of Defense Index of Specifications and Standards (DoDISS) and supplement thereto, cited in the solitation.

SPECIFICATION

DEPARTMENT OF DEFENSE

MIL-PRF-38534 - Hybrid Microcircuits, General Specification for.

STANDARDS

DEPARTMENT OF DEFENSE

MIL-STD-883 - Test Methods and Procedures for Microelectronics.

MIL-STD-973 - Configuration Management.
MIL-STD-1835 - Microcircuit Case Outlines.

HANDBOOK

DEPARTMENT OF DEFENSE

MIL-HDBK-780 - Standard Microcircuit Drawings.

(Unless otherwise indicated, copies of the specification, standards, and handbook are available from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

- 3.1 <u>Item requirements</u>. The individual item performance requirements for device classes D, E, G, H, and K shall be in accordance with MIL-PRF-38534. Compliance with MIL-PRF-38534 may include the performance of all tests herein or as designated in the device manufacturer's Quality Management (QM) plan or as designated for the applicable device class. Therefore, the tests and inspections herein may not be performed for the applicable device class (see MIL-PRF-38534). Futhermore, the manufacturers may take exceptions or use alternate methods to the tests and inspections herein and not perform them. However, the performance requirements as defined in MIL-PRF-38534 shall be met for the applicable device class.
- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38534 and herein.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-97506
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL B	SHEET 3

- 3.2.1 Case outline(s). The case outline(s) shall be in accordance with 1.2.4 herein and figure 1.
- 3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 2.
- 3.2.3 Block diagram(s). The block diagram(s) shall be as specified on figure 3.
- 3.2.4 Timing waveform(s). The timing waveform(s) shall be as specified on figure 4.
- 3.3 <u>Electrical performance characteristics</u>. Unless otherwise specified herein, the electrical performance characteristics are as specified in table I and shall apply over the full specified operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are defined in table I.
- 3.5 <u>Marking of Device(s)</u>. Marking of device(s) shall be in accordance with MIL-PRF-38534. The device shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's vendor similar PIN may also be marked as listed in MIL-HDBK-103 and QML-38534.
- 3.6 <u>Data</u>. In addition to the general performance requirements of MIL-PRF-38534, the manufacturer of the device described herein shall maintain the electrical test data (variables format) from the initial quality conformance inspection group A lot sample, for each device type listed herein. Also, the data should include a summary of all parameters manually tested, and for those which, if any, are guaranteed. This data shall be maintained under document revision level control by the manufacturer and be made available to the preparing activity (DSCC-VA) upon request.
- 3.7 <u>Certificate of compliance</u>. A certificate of compliance shall be required from a manufacturer in order to supply to this drawing. The certificate of compliance (original copy) submitted to DSCC-VA shall affirm that the manufacturer's product meets the performance requirements of MIL-PRF-38534 and herein.
- 3.8 <u>Certificate of conformance</u>. A certificate of conformance as required in MIL-PRF-38534 shall be provided with each lot of microcircuits delivered to this drawing.

4. QUALITY ASSURANCE PROVISIONS

- 4.1 <u>Sampling and inspection</u>. Sampling and inspection procedures shall be in accordance with MIL-PRF-38534 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein.
 - 4.2 Screening. Screening shall be in accordance with MIL-PRF-38534. The following additional criteria shall apply:
 - a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to either DSCC-VA or the acquiring activity upon request. Also, the test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015 of MIL-STD-883.
 - (2) T_C as specified in accordance with table I of method 1015 of MIL-STD-883.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-97506
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL B	SHEET 4

- b. Interim test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.
 - (1) Static supply current (I_{DD}q). Checks that current draw is not grossly excessive. Current exceeding 1.3 amperes on the module indicates failure. Normal measured current is about 0.5 amperes.
 - (2) Interconnects.

Checks for electrical continuity through the package leads and wirebonds, along with continuity of internal wiring within the module.

(3) Single processor functional.

A collection of test routines perform a rudimentary check of the basic functionally of each individual processor. The following individual processor units are tested: DAGs 1 and 2, timer, program sequencer, PX register, multiplier, data register file, shifter, ALU, link ports, serial ports, DMA, IOP registers, and memory.

(a) Serial port test.

This routine uses internal loopback to test basic operation of serial port 0 and serial port 1, by transmitting and receiving 16-bit words. In addition, the COMPare operation of the ALU and BitSET operation of the shifter are tested. Serial ports are tested at a clock rate of 10 MHz.

(b) Computation routine.

The routine tests basic operation of the ALU through ADD, SUBTRACT, and COMPare functions. In addition, the multiplier and DAGs are tested usings floating point multiply and load/write functions, while the shifter is tested with a BitSET function. All operations use 32-bit words.

(c) Link routine.

Using 32-bit data and internal memory to memory receive, basic operation of Link buffers 0 - 5 is tested. In addition, the ALU, COMPare, and shifter BitSET functions are tested.

(d) PX routine

This routine tests basic operation of the PX register and short word addressing. The PX register is loaded with a 48-bit word, then the PX is read into memory. Short word addressing is used to read back, in 16-bit word segments, the 48-bit word from memory. In addition, the ALU, COMPare, and shifter BitSET functions are tested.

(e) Timer routine.

This routine will count down the timer until t_{COUNT} = 0, at which time an interrupt will occur, followed by a return to the code. This test will verify operation of the program sequencer, timer, ALU, COMPare function, and shifter BitSET function.

- (4) Multiprocessor functional.
 - (a) Interprocessor links: all tested using 2 times the clock rate (80 MHz).
 - (b) Multiprocessor memory space: each processor accesses and checks memory of the other three processors.
- c. Final electrical test parameters shall be as specified in table II herein.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-97506
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		B	5

	T.	ABLE I. <u>Electrical performance</u>	characteristics	<u>s</u> .			
Test	Symbol	Conditions <u>1</u> /	Group A subgroups	Device types	Limits		Unit
		unless otherwise specified			Min	Max	
High level input voltage 2/	V _{IH1}	V _{DD} = +5.25 V dc	1, 2, 3	01,02	2.0		V
High level input voltage <u>3</u> /	V _{IH2}	V _{DD} = +5.25 V dc	1, 2, 3	01,02	2.2		V
Low level input <u>2</u> / <u>3</u> / voltage	V _{IL}	V _{DD} = +4.75 V dc	1, 2, 3	01,02		0.8	V
High level output voltage 4/	V _{OH}	$V_{DD} = +4.75 \text{ V dc}, \qquad \underline{5}/$ $I_{OH} = -2.0 \text{ mA}$	1, 2, 3	01,02	4.1		V
Low level output voltage 4/	V _{OL}	$V_{DD} = +4.75 \text{ V dc}, \qquad \underline{5}/$ $I_{OL} = 4.0 \text{ mA}$	1, 2, 3	01,02		0.4	V
High level input 6/ 7/ 8/ current	ΊΗ	V _{DD} = +5.25 V dc, V _{IN} = V _{DD} MAX	1, 2, 3	01,02		10	μА
High level input 8/9/10/ current	I _{IHx4}	V _{DD} = +5.25 V dc, V _{IN} = V _{DD} MAX	1, 2, 3	01,02		40	μА

 $V_{DD} = +5.25 \text{ V dc}, V_{IN} = 0 \text{ V}$

 $V_{DD} = +5.25 \text{ V dc}, V_{IN} = 0 \text{ V}$

 V_{DD} = +5.25 V dc, V_{IN} = 0 V

 $V_{DD} = +5.25 \text{ V dc}, V_{IN} = 0 \text{ V}$

01,02

01,02

01,02

01,02

10

40

150

600

μΑ

μΑ

μΑ

μΑ

1, 2, 3

1, 2, 3

1, 2, 3

1, 2, 3

current See footnotes at end of table.

Low level input current 6/

Low level input current 9/

Low level input current 7/

Low level input 8/ 10/

Ι_ΙL

 I_{ILx4}

ILP

I_{ILPx4}

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-97506
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL B	SHEET 6

TABLE I. <u>Electrical performance characteristics</u> - Continued.									
Test	Symbol	Conditions <u>1</u> /	Group A subgroups	Device types	Limits		Unit		
		unless otherwise specified			Min	Max			
Three state 11/12/13/14/ leakage current	lozh	V_{DD} = +5.25 V dc, V_{IN} = V_{DD} MAX	1, 2, 3	01,02		10	μА		
Three state <u>15</u> / <u>16</u> / leakage current	I _{OZHx4}	V_{DD} = +5.25 V dc, V_{IN} = V_{DD} MAX	1, 2, 3	01,02		40	μА		
Three state leakage <u>11</u> / <u>17</u> / _current	lozL	$V_{DD} = +5.25 \text{ V dc}, V_{IN} = 0 \text{ V}$	1, 2, 3	01,02		10	μА		
Three state leakage 15/ current	l _{OZLx4}	$V_{DD} = +5.25 \text{ V dc}, V_{IN} = 0 \text{ V}$	1, 2, 3	01,02		40	μА		
Three state leakage <u>17</u> / current	IOZHP	V_{DD} = +5.25 V dc, V_{IN} = V_{DD} MAX	1, 2, 3	01,02		350	μΑ		
Three state leakage <u>14</u> / _current	lozlc	$V_{DD} = +5.25 \text{ V dc}, V_{IN} = 0 \text{ V}$	1, 2, 3	01,02		1.5	mA		
Three state leakage <u>18</u> / _current	lozla	$V_{DD} = +5.25 \text{ V dc}, V_{IN} = 2 \text{ V}$	1, 2, 3	01,02		350	μА		
Three state leakage <u>13</u> / current	IOZLAR	V _{DD} = +5.25 V dc, V _{IN} = 0 V dc	1, 2, 3	01,02		4.2	mA		
Three state leakage 12/ current	lozus	$V_{DD} = +5.25 \text{ V dc}, V_{IN} = 0 \text{ V}$	1, 2, 3	01,02		150	μА		
Three state leakage <u>16</u> /	l _{OZLSx4}	$V_{DD} = +5.25 \text{ V dc}, V_{IN} = 0 \text{ V}$	1, 2, 3	01,02		600	μА		

See footnotes at end of table.

Supply current (internal) 19/ IDDIN

current

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-97506
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL B	SHEET 7

 $t_{CK} = 25 \text{ ns}, V_{DD} = MAX$

1, 2, 3

01,02

2.92 A

	TABLE	I. Electrical performance charac	<u>steristics</u> - Cor	ntinued.			
Test	Symbol	Conditions <u>1</u> /	Group A subgroups	Device types	Lin	nits	Unit
		unless otherwise specified			Min	Max	
Supply current (idle) 20/	IDDIDLE	V _{DD} = MAX	1, 2, 3	01		800	m A
				02		1200	
Input capacitance	C _{IN}	f = 1 MHz, T _C = +25°C, V _{IN} = 2.5 V dc		01,02		<u>21</u> /	
Functional tests	•-	See 4.3.1.c	7, 8	01,02			
Clock Input Timing Require	ments 			T	T		T
CLKIN period	tck	See figure 4.	9, 10, 11	01,02	25	100	ns
CLKIN width low	^t CKL				7		
CLKIN width high	t _{CKH}				5		_
CLKIN rise/fall (0.4 V - 2.0 V)	^t CKRF					3	
Reset Timing Requirements	<u>;</u>				1	1	
RESET pulse width low 23/	twrst	See figure 4. <u>22</u> /	9, 10, 11	01,02	^{4t} CK		ns
RESET setup before 24/ CLKIN high	tSRST				14+DT/2	tCK	
Interrupts Timing Requirem	ents	<u> </u>					
IRQ2-0 setup before 25/ CLKIN high	^t SIR	See figure 4. <u>22</u> /	9, 10 ,11	01,02	18+3DT / 4		ns
IRQ2-0 hold before 25/ CLKIN high	tHIR	-				11.5+3DT / 4	-
IRQ2-0 width pulse 26/	^t IPW				2+t _{CK}		
See footnotes at end of table.		-	-	-		-	

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-97506
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL B	SHEET 8

Test	Symbol	Conditions 1	sub	roup A bgroups	Device types	Lin	nits	Unit
		unless otherwise spe	ecified			Min	Max	
Timer Switching Characteri								
CLKIN high to TIMEXP	^t DTEX	See figure 4. <u>22</u> /	9,	, 10, 11	01,02		16	ns
FLAGS Timing and Switchin	ng Require							
FLAG2-0 _{IN} setup <u>27</u> / before CLKIN high	^t SFI	See figure 4. <u>22</u> /	9,	, 10, 11	01,02	8+5DT/16		ns
FLAG2-0 _{IN} hold after <u>27/</u> CLKIN high	^t HFI	_				0.5 - 5DT / 16		
F <u>LAG2-0_{IN} delay after 27</u> / RD/ WR low	^t DWRFI						4.5+7DT/16	
F <u>LAG2-0_{IN} hold after 27/</u> RD/ WR deasserted	tHFIWR	-				0.5		
FLAG2-0 _{OUT} delay after CLKIN high	^t DFO	_					17	
FLAG2-0 _{OUT} hold after CLKIN high	^t HFO					4		
CLKIN high to FLAG2-0 _{OUT}	^t DFOE					3		
CLKIN high to FLAG2-0 _{OUT}	^t DFOD						15	
Memory Read - Bus Master	Timing and	d Switching Requirem	ents		T			
Address delay to <u>29</u> / <u>30</u> / data valid	^t DAD	See figure 4. 22/ 28	/ 9,	, 10, 11	01,02		17.5+DT +W	ns
RD low to data valid 29/	^t DRLD						11.5+5DT/D +W	
Data hold from address 31/	tHDA	_				1		
Data hold from RD high 31/	^t HDRH					2.5		
ACK delay from 30/32/ address	^t DAAK	_					13.5+7DT/8 + W	
ACK delay from RD low 31/	^t DSAK						7.5+DT/2 +W	
See footnotes at end of table.	+						***	
STAI	NDARD		SIZE A				5962-9	7506
MICROCIRO DEFENSE SUPPLY	UIT DRAW	COLUMBUS		R	EVISION	LEVEL	SHEET	
COLUMBUS, C	OHIO 43216	5-5000			I	В	9	

Test	Symbol	Conditions <u>1</u> /	Group A subgroups	Device types	Lim	its	Unit
	<u> </u>	unless otherwise specified			Min	Max	
		Switching Requirements - 0		T			
Address hold after RD high	^t DRHA	See figure 4. <u>22</u> / <u>28</u> /	9, 10, 11	01,02	-0.5 + H		ns -
Address to RD low 30/	^t DARL				1.5+3DT/8		_
RD pulse width	^t RW				12.5+5DT/8 + W		
RD high to WR, RD, DMAGx low	^t RWR				8+3DT/8 +HI		
Address setup before 30/ ADRCLK high	tSADADC				-0.5 + DT/4		
Memory Write - Bus Master	Timing and						
ACK delay from <u>30</u> / <u>32</u> / address selects	^t DAAK	See figure 4. <u>22</u> / <u>28</u> /	9, 10, 11	01,02		13.5+7DT/8 + W	ns
ACK delay from WR 32/ low	^t DSAK					8+DT/2+W	_
A <u>ddr</u> ess, selects to <u>30</u> / WR deasserted	^t DAWH				16.5+15DT/16 +W		_
A <u>ddr</u> ess, selects to <u>30</u> / WR low	^t DAWL				2.5+3DT/8		
WR pulse width	tww				12+9DT/16 +W		_
Data setup before WR high	tDDWH				6.5+DT/2 +W		
Address hold after WR deasserted	^t DWHA				0+DT/16 +H		
D <u>ata</u> disabled after <u>33</u> / WR deasserted	^t DATRWH				0.5+DT/16 +H	6.5+DT/16 +H	
WR high to WR, RD, DMAGx low	twwR				8+7DT/16 +H		
WR or RD low	tDDWR				4.5+3DT/8 +I		
D <u>ata</u> dis <u>abl</u> e before WR or RD low See footnotes at end of table.							

REVISION LEVEL

В

SHEET

10

DEFENSE SUPPLY CENTER COLUMBUS

Test	Symbol		<u>1</u> /	Group A subgroups	Device types	Lir	nits	Unit
		unless otherwise spe				Min	Max	
Memory Write - Bus Master	Timing and	Switching Requirem	<u>nents - C</u>	Continued.	<u> </u>	<u> </u>	1	<u> </u>
WR low to data enabled	tWDE	See figure 4. 22/ 28/	,	9, 10, 11	01,02	-1.5+DT/16		ns -
Address, selects to <u>30</u> / ADRCLK high	^t SADADC					-0.5+DT/4		
Synchronous Read/Write - E	Bus Master	Timing and Switchin	g Requ	irements	· 	I	I	<u> </u>
Data setup before CLKIN	^t SSDATI	See figure 4. 22/ 28/	′	9, 10, 11	01,02	3 + DT/8		ns -
Data hold after CLKIN	^t HSDATI					4 - DT/8		_
ACK delay <u>aft</u> er <u>30</u> / <u>32</u> / <u>address, M</u> Sx, SW, BMS	^t DAAK						13.5+7DT/8 + W	
ACK setup before CLKIN <u>32</u> /	^t SACKC					6.5 + DT/4		_
ACK hold after CLKIN	^t HACKC					-0.5 - DT/4		
Address, MSx,BMS,SW, <u>30</u> / delay after CLKIN	^t DADRO						8 - DT/8	
Address, MSx,BMS,SW, <u>30/</u> hold after CLKIN	tHADRO					-1 - DT/8		_
PAGE delay after CLKIN	^t DPGC					9 + DT/8	17 + DT/8	_
RD high delay after CLKIN	^t DRDO					-2 - DT/8	5 - DT/8	_
WR high delay after CLKIN	^t DWRO					-3 - 3DT/16	5 - 3DT/16	
RD / WR low delay after CLKIN	^t DRWL					8 + DT/4	13.5+DT/4	
Data delay after CLKIN	^t SDDATO				01		20 + 5DT/16	_
					02		20.5 + 5DT /16	
See footnotes at end of table.								
	NDARD	INC		IZE A			5962-9	7506
MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000				R	EVISION	LEVEL B	SHEET	

В

11

Test	Symbol	Conditio	ns <u>1</u> /	/	Group A subgroups	Device types	Lir	nits	Unit
		unless otherw	·				Min	Max	
Synchronous Read/Write - E	Bus Master								
Data disable after CLKIN <u>33</u> /	^t DATTR	See figure 4. 2	<u>22</u> / <u>28</u>	<u>3</u> /	9, 10, 11	01,02	0 - DT/8	8 - DT/8	ns -
ADRCLK delay after CLKIN	^t DADCCK						4 + DT/8	11 + DT/8	
ADRCLK period	^t ADRCK						t _C K		
ADRCLK width high	^t ADRCKH						(t _{CK} /2 - 2)		
ADRCLK width low	^t ADRCKL						(t _{CK} /2 - 2)		-
Synchronous Read/Write - E	Bus Slave T	iming and Swit	tching	Requir	ements				
Address, SW setup before CLKIN	^t SADRI	See figure 4. 2	<u>22</u> / <u>28</u>	<u>3</u> /	9, 10, 11	01,02	15.5+DT/2		ns
Address, SW hold before CLKIN	^t HADRI							4.5 + DT/2	
RD / WR low setup 34/ before CLKIN	^t SRWLI						9.5+5DT/16		_
RD / WR low hold after CLKIN	^t HRWLI					01	-3.5 - 5DT/16		
						02	-3 - 5DT/16	8 + 7DT/16	-
RD / WR pulse high	^t RWHPI					01,02	3		_
Data setup before WR high	^t SDATWH						5.5		_
Data hold after WR high	tHDATWH						1.5		
Data delay after CLKIN	^t SDDATO					01		20+5DT/16	_
						02		20.5 + 5DT /16	
Data disable after CLKIN <u>33</u> /	^t DATTR					01,02	0 - DT/8	8 - DT/8	
A <u>CK</u> delay after address <u>35</u> / SW	^t DACKAD							10	
ACK disable after CLKIN <u>35</u> /	^t ACKTR						-1 - DT/8	7 - DT/8	
See footnotes at end of table.	1	+			+	-	+	!	1
See footnotes at end of table.									
				S	IZE				
	NDARD	ING			A			5962-97	7506
MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000				F	REVISION	LEVEL	SHEET		

valid HBR setup before 37/ CLKIN HBR hold before 37/ CLKIN tHI		unless otherwighter the second	ng and	d Switchi	subgroups ng Requirem 9, 10, 11	types ents 01,02	Min	Max 19.5+5DT/4	ns
HBG low to RD/WR/CS, valid HBR setup before 37/ CLKIN HBR hold before 37/ CLKIN THE	BGRCSV							19.5+5DT/4	ns
valid HBR setup before 37/ CLKIN HBR hold before 37/ CLKIN tHI	SHBRI	See ligure 4.	<u> </u>	<u>20</u> /	9, 10, 11	01,02		19.5450174	1113
CLKIN HBR hold before 37/ CLKIN									-
CLKIN	IHBRI						20+3DT/4		_
HBG setup before CLKIN								13.5+3DT/4	_
	HBGI						13+DT/2		
HBG hold before CLKIN tH	IHBGI					01		5.5+DT/2	-
high						02		5.25+DT/2	_
BRx, CPA setup before 38/ CLKIN high	BRI					01,02	13+DT/2		_
BRx, CPA hold before tHE	IBRI							5.5+DT/2	_
RPBA setup before CLKIN t _{SF}	RPBAI						21+3DT/4		
RPBA hold before CLKIN tHF	IRPBAI							11.5+3DT/4	
HBG delay after CLKIN t _{DF}	HBGO							8 - DT/8	
HBG hold after CLKIN	IHBGO						-2 - DT/8		
3Rx delay after CLKIN t _{DE}	BRO							8 - DT/8	
BRx hold after CLKIN t _{HE}	IBRO						-2 - DT/8		
CPA low delay after CLKIN t _D ()CPAO							9 - DT/8	
CPA disable after CLKIN t _{TF}	RCPA						-2 - DT/8	5.5 - DT/8	
See footnotes at end of table.									-

SIZE

Α

REVISION LEVEL

В

5962-97506

13

SHEET

STANDARD MICROCIRCUIT DRAWING

DEFENSE SUPPLY CENTER COLUMBUS

	TABLE	I. Electrical perfor	mance char	acteristics -	· Continued.			
Test	Symbol	Condition unless otherwise	_	Group A subgroup		Lin	nits	Unit
Multiprocessor Bus Reques	t and Host		•	ing Requir	ements - C	Min	Max	
REDY (O/ <u>D</u>) or (A/ <u>D</u>) <u>39/</u> low from CS and HBR low	^t DRDYCS	See figure 4. 22	/ <u>28</u> /	9, 10, 11	1 01,02		9.5	ns -
REDY (O/D) disable or 39/ REDY (A/D) high from HBG	^t TRDYHG					40+27DT/16		_
REDY (A/D) disable from 39/ CS or HBR high	^t ARDYTR	Outlibrium Brand					11	
Asynchronous Read Cycle 1	iming and	Switching Requi	rements	1				
Address setup/CS low 40/ before RD low	^t SADRDL	See figure 4. 22	/ <u>28</u> /	9, 10, 11	1 01,02	0.5		ns —
Address h <u>old</u> /CS hold low after RD	tHADRDH					0.5		
RD/WR high width	twrwh					6		
RD high delay after REDY (O/D) disable	t _{DRDHRDY}					0		
RD high delay after REDY (A/D) disable	t _{DRDHRDY}					0		
Data valid before REDY disable from low	t _{SDATRDY}					1.5		
REDY (O/D) or (A/D) low delay after RD low	t _{DRDYRDL}						11	_
REDY (O/D) or (A/D) low pulse width for read	t _{RDYPRD}					45 + DT		
Data disable after RD high	tHDARWH					1.5	9	
Asynchronous Write Cycle	<u>Fiming and</u>	Switching Requi	rements	· I	1	1	· 	
CS low setup before WR low	tSCSWRL	See figure 4. 22	/ <u>28</u> /	9, 10, 11	1 01,02	0.5		ns
CS low hold after WR high	tHCSWRH					0.5		
Address setup before WR	^t SADWRH					5.5		
See footnotes at end of table.	1			1				
	NDARD	INC		IZE A			5962-9	97506
MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000					REVISION	LEVEL B	SHEET 1	4

	TABLE	I. Electrical perfo	rmance ch	aracteristics	- Continued.			
Test	Symbol	Condition	_	Group A		Lin	nits	Unit
	<u>.</u>	unless otherwis				Min	Max	
Asynchronous Write Cycle	i iming and							<u> </u>
Address hold after WR high	tHADWRH	See figure 4. 22	<u>2</u> / <u>28</u> /	9, 10, 1	1 01,02	2.5		ns
WR low width	twwrl					7		
RD/WR high width	twrwh					6		
WR high delay after REDY (O/D) or (A/D) disable	t _{DWRHRDY}					0.5		-
Data setup before WR high	^t SDATWH					5.5		
Data hold after WR high	tHDATWH					1.5		
REDY (O/D) or (A/D) low delay after WR/CS low	t _{DRDYWRL}						11	_
REDY (O/D) or (A/D) low pulse width for write	t _{RDYPWR}					15		-
REDY (O/D) or (A/D) disable to CLKIN	tSRDYCK		TO) T' '			0+7DT/16	8+7DT/16	
Three State Timing - (Bus M	laster, Bus	Slave, HBR, SB	is) iiming	and Switch	ing Require	ements 		Τ
SBTS setup before CLKIN	tSTSCK	See figure 4. 22	<u>2</u> / <u>28</u> /	9, 10, 1	1 01,02	12.5 + DT/2		ns
SBTS hold before CLKIN	tHTSCK						5.5 + DT/2	-
Address/select enable after CLKIN	tMIENA					-1.5 - DT/8		-
Strobes enable after 41/ CLKIN	tMIENS					-1.5 - DT/8		-
HBG enable after CLKIN	^t MIENHG					-1.5 - DT/8		
Address select/disable after	^t MITRA				01		1 - DT/4	-
CLKIN See footnotes at end of table.					02		1.15 - DT/4	
See loothotes at end of table.								
	NDARD			SIZE A			5962-9	7506
MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000					REVISION	LEVEL B	SHEET 15	

	TABLE	l. <u>Electrical perform</u>	nance chara	acteristics -	Continued			
Test	Symbol	Conditions	_	Group A subgroup		Lir	mits	Unit
		unless otherwise				Min	Max	
Three State Timing - (Bus M	<u>aster, Bus</u> l	Slave, HBR, SBTS	<u>) Timing a</u>	<u>nd Switch</u> ∣	ing Require	<u>ements - Cor</u> I	<u>itinued.</u>	
Strobes disable after 41/ CLKIN	^t MITRS	See figure 4. <u>22</u> /	<u>28</u> /	9, 10, 11	01,02		2.5 - DT/4	ns -
HBG disable after CLKIN	^t MITRHG						3.0 - DT/4	_
Data enable after CLKIN <u>42</u> /	^t DATEN					9 + 5DT/16		_
Data disable after CLKIN <u>42</u> /	^t DATTR					0 - DT/8	8 - DT/8	_
ACK enable after CLKIN <u>42</u> /	^t ACKEN					7.5 + DT/4		_
ACK disable after CLKIN <u>42</u> /	^t ACKTR					-1 - DT/8	7 - DT/8	_
ADRCLK enable after <u>42</u> / CLKIN	^t ADCEN					-2 - DT/8		_
ADRCLK disable after <u>42</u> / CLKIN	^t ADCTR						9 - DT/4	_
Memory interface 43/ disable before HBG low	^t MTRHBG					-1 + DT/8		_
Memory interf <u>ace 43/</u> enable after HBG low	t _{MENHBG}					18.5 + DT		
DMA Handshake Timing and	<u>switching</u>	<u> Requirements</u> 						
DMARx low setup 44/ before CLKIN	tSDRLC	See figure 4. 22/	<u>28</u> /	9, 10, 11	01,02	5		ns -
DMARx high setup 44/ before CLKIN	tSDRHC					5		_
DMARx width low (nonsynchronous)	twdr					6		-
D <u>ata setu</u> p after <u>45</u> / DMAGx low	^t SDATDGL						9 + 5DT/8	_
Data hold after DMAGx high	t _{HDATIDG}					2		
See footnotes at end of table.								
	NDARD			IZE A			5962-9	7506
MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000					REVISION	LEVEL B	SHEET 16	

	TABLE	I. Electrical performance char	acteristics - C	ontinued.	,		
Test	Symbol	Conditions <u>1</u> /	Group A subgroups	Device types	Lir	nits	Unit
		unless otherwise specified		31	Min	Max	
DMA Handshake Timing and	Switching	Requirements - Continued.			1	<u> </u>	
D <u>ata valid</u> after <u>45</u> / _DMARx high	t _{DATDRH}	See figure 4. <u>22</u> / <u>28</u> /	9, 10, 11	01,02		15.5+7DT/8	ns -
DMAGx low edge to low edge	tDMARLL	_			23+7DT/8		_
DMAGx width high	^t DMARH				6		_
DMAGx low delay after CLKIN	^t DDGL				9 + DT/4	16 + DT/4	
DMAGx high width	twdgh				6 + 3DT/8		
DMAGx low width	tWDGL				12 + 5DT/8		
DMAGx high delay after CLKIN	tHDGC				-2 - DT/8	7 - DT/8	
Data valid before 46/ DMAGx high	tvdatdgh				7.5+9DT/16		
Data disable after 33/ DMAGx high	t _{DATRDGH}				-1	7.5	
WR low before DMAGx low	t _{DGWRL}				-0.5	2.5	
DMAGx low before WR high	t _{DGWRH}				9.5+5DT/8 +W		
WR high before DMAGx high	t _{DGWRR}				0.5 + DT/16	3.5 + DT/16	
RD low before DMAGx low	t _{DGRDL}			01	-0.25	2.5	
	Daribe			02	-0.5	2.5	
RD low before DMAGx high	^t DRDGH			01,02	11 + 9DT /16+W		
RD high before DMAGx high	t _{DGRDR}				-0	3.5	
DMAGx high to WR, RD, DMAG low	^t DGWR				4.5+3DT/8 +HI		
See footnotes at end of table.							

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-97506
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL B	SHEET 17

	TABLE	I. Electrical perf	<u>forma</u>	nce chara	cteristics	- Continued.			
Test	Symbol	Conditio			Group A		Lir	mits	Unit
	10 " 11	unless otherw					Min	Max	
DMA Handshake Timing and	Switching	<u> Requirements</u> 	s - Co	<u>ntinued.</u>				1	1
A <u>ddress/</u> select valid to <u>DMAGx</u> high	^t DADGH	See figure 4.	<u>22</u> / <u>2</u>	<u>28</u> /	9, 10, 1	1 01,02	16 + DT		ns -
Address/select hold after DMAGx high	^t DDGHA						-1.5		
Link Ports: 1 times Clock S	<u>peed Opera</u> 	<u>ıtion, Receive ⊺</u> │	Γiming	g and Sw	itching R	<u>equirement</u> 	<u>s</u> 	<u> </u>	Τ
Data setup before LCLK low	tSLDCL	See figure 4.	<u>22/</u> <u>2</u>	<u>28</u> /	9, 10, 1	1 01,02	3.5		ns -
Data hold after LCLK low	tHLDCL						3		
LCLK period (1 x operation)	tLCLKIW						t _{CK}		_
LCLK width low	tLCLKRWL						6		_
LCLK width high	t _{LCLKRWH}						5		
LACK high delay after CLKIN high	^t DLAHC						18 + DT/2	29.5+DT/2	_
LACK low delay after 47/ CLKIN high	^t DLALC						-3	13.5	_
LACK enable from CLKIN	tENDLK						5 + DT/2		_
LACK disable from CLKIN	^t TDLK							21 + DT/2	
Link Ports: 1 times Clock S	peed Opera	tion, Transmit	Timir	ng and St	witching I	Requiremen	ts	1	·
LACK setup before LCLK high	^t SLACH	See figure 4.	<u>22</u> / <u>2</u>	<u>28</u> /	9, 10, 1	1 01	18		_ns
						02	19.25		_
LACK hold after LCLK high	tHLACH					01,02	-7		_
LCLK delay after CLKIN (1 x operation)	^t DLCLK					01		16.5	-
						02		17	-
Data delay after LCLK high See footnotes at end of table.	tDLDCH					01,02		3.5	
STA MICROCIRO	NDARD	ING			ZE A			5962-9	7506
DEFENSE SUPPLY COLUMBUS, (CENTER C	OLUMBUS				REVISION	LEVEL B	SHEET 18	ı

	TABLE	l. Electrical performar	nce chara	acteristics	- Continued.			
Test	Symbol	Conditions 1		Group A subgroup		Liı	mits	Unit
Link Borto, 1 times Clock S	nood Onorg			witching F	Poguiromon	Min	Max	
Link Ports: 1 times Clock S							∌a.	Τ
Data hold after LCLK high	tHLDCH	See figure 4. 22/ 2	<u> 8</u> /	9, 10, 1	1 01,02	-3		ns
LCLK width low	tLCLKTWL				01	(t _{Ck} /2) - 2	(t _{CK} /2) + 2	_
					02	(t _{Ck} /2) - 2	(t _{Ck} /2) + 2.25	_
LCLK width high	tLCLKTWH				01	(t _{Ck} /2) - 2	(t _{Ck} /2) + 2	
					02	(t _{Ck} /2) - 2.25	(t _{Ck} /2) + 2	-
LCLK low delay after LACK high	t _{DLACLK}				01	(t _{Ck} /2) + 8.5	(3*t _{Ck} /2) +17.5	
					02	(t _{Ck} /2) + 8.5	(3*t _{Ck} /2) +18.5	-
LDAT, LCLK enable after CLKIN	^t ENDLK				01,02	5 + DT/2		-
LDAT, LCLK disable after CLKIN	^t TDLK						21 + DT/2	
Link Port Service Request I	nterrupts: 1	times and 2 times S	Speed Op	peration T	iming Requ	irements		<u> </u>
LACK/LCLK setup 48/ before CLKIN low	tslck	See figure 4. 22/ 2	<u>8</u> /	9, 10, 1	1 01,02	10		ns -
LACK/LCLK hold after 48/ CLKIN low	^t HLCK					2.5		
Link Ports: 2 times Speed C	peration, F	Receive Timing and S	witching	g Require	ments	1		
Data setup before LCLK low	tSLDCL	See figure 4. 22/ 2	<u>8</u> /	9, 10, 1	1 01,02	2.75		ns -
Data hold after LCLK low	tHLDCL					2.25		_
LCLK period (2 x operation)	tLCLKIW					t _{CK} /2		-
LCLK width low	t _{LCLKRWL}				01	4.6		_
					02	4.7		
LCLK width high	tLCLKRWH				01,02	4.25		_
LACK high delay after CLKIN high	tDLAHC					18 + DT/2	31.5+DT/2	
LACK low delay after 47/ CLKIN high See footnotes at end of table.	tDLALC					6	17.8	
See lootholes at end of table.								
STA MICROCIRO	NDARD	ING		IZE A			5962-97	7506
DEFENSE SUPPLY COLUMBUS, (CENTER C	OLUMBUS			REVISION	LEVEL B	SHEET 19	

Test	Symbol	Conditi	ons	1/	Group A subgroup		Li	mits	Unit
	_	unless other					Min	Max	
Link Ports: 2 times Speed O			_				00.05		
LACK setup before LCLK high	^t SLACH	See figure 5.	<u>22</u> /	<u>28</u> /	9, 10, 1	1 01 02	20.25 19.25		_ ns
LACK hold after LCLK high	tHLACH					01,02	-6.5		-
LCLK delay after CLKIN (2 x operation)	^t DLCLK							9	_
Data delay after LCLK high	^t DLDCH					01		3.25	_
_						02		3.35	-
Data hold after LCLK high	tHLDCH					01,02	-2		
LCLK width low	tLCLKTWL						(t _{Ck} /4) - 1	(t _{Ck} /4) + 1.5	_
LCLK width high	tLCLKTWH						(t _{Ck} /4) - 1.5	$(t_{Ck}/4) + 1$	
LCLK low delay after LACK high	tDLACLK						$(t_{CK}/4) + 9$	(3* t _{Ck} /4) +17	_
Link data set-up skew 49/	^t SLSK							0.45 <u>50</u> /	
Link data hold skew 51/	tHLSK							3.35	-
Serial Ports: External Clock	Timing Re	quirements					I	<u> </u>	<u> </u>
TFS/RFS setup before <u>52</u> / TCLK/RCLK	^t SFSE	See figure 5.	<u>22</u> /	<u>28</u> /	9, 10, 1	1 01,02	4		ns -
TFS/RFS hold after <u>52/ 53/</u> TCLK/RCLK	tHFSE						4.5		_
Receive data setup <u>52</u> / before RCLK	^t SDRE						1.5		_
Receive data hold <u>52</u> / after RCLK	^t HDRE						4.5		
TCLK/RCLK width	tsclkw						9.5		
TCLK/RCLK period	t _{SCLK}						tCK		
See footnotes at end of table.	1					I	1	1	
	NDARD	ING			ZE A			5962-9	7506
MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000					REVISION	LEVEL B	SHEET 20		

Unless otherwise specified	Test	Symbol	Condit	ions	<u>1</u> /	Group A subgroups	Device types	Li	Limits	
TFS setup before TCLK; 52/ RFS setup before RCLK TFS/RFS hold after 52/ 53/ TCLK/RCLK TFS/RFS hold after 52/ 53/ TCLK/RCLK TS/RFS hold after RCLK TS/RFS hold after TCLK TS/RFS hold after RCLK TS/RFS hold after TCLK T				wise	specified		1	Min	Max	
## Setup before RCLK ## STES Setup before RCLK ## Steceive data setup 52/ before RCLK ## Steceive data hold 52/ after RCLK ## Serial Ports: External or Internal Clock Switching Requirements ## Sterial Ports: External or Internal Clock Switching Requirements ## Sterial Ports: External Clock Switching Requirements ## Sterial Ports: Internal Clock Switching Requirements ## S		Timing Red								Τ
Receive data setup 52/ before RCLK thorse thors	TFS setup before TCLK; <u>52/</u> RFS setup before RCLK	tsfsi	See figure 4.	<u>22</u> /	<u>28</u> /	9, 10, 11	01,02	9.5		ns -
Serial Ports: External or Internal Clock Switching Requirements	TFS/RFS hold after <u>52</u> / <u>53</u> / TCLK/RCLK	tHFSI						1		_
### Serial Ports: External or Internal Clock Switching Requirements See Figure 4. 22/ 28/ 9, 10, 11 01,02 14.5 ns		^t SDRI						4.5		_
See figure 4. 22/ 28/ 9, 10, 11 01,02 14.5 ns	after RCLK							3		
Cinternally generated RFS State	Serial Ports: External or Int	ernal Clock	Switching Re	<u>equir</u>	ements			· 	1	<u> </u>
(internally generated RFS) No. 6. Serial Ports: External Clock Switching Requirements TFS delay after TCLK 54/ (internally generated TFS) tDFSE 9, 10, 11 01,02 14.5 ns TFS hold after TCLK 54/ (internally generated TFS) tHOFSE 3 17.5 Transmit data hold 54/ after TCLK 54/ tHDTE 5 5 TFS delay after TCLK 54/ (internally generated TFS) tDFSI See figure 4. 22/ 28/ 9, 10, 11 01,02 5 ns TFS hold after TCLK 54/ (internally generated TFS) tHOFSI Tobric -1.5	RFS delay after RCLK <u>54/</u> (internally generated RFS)	^t DFSE	See figure 4.	<u>22</u> /	<u>28</u> /	9, 10, 11	01,02		14.5	ns
TFS delay after TCLK 54/ (internally generated TFS) TFS hold after TCLK 54/ (internally generated TFS) Tensmit data delay 54/ after TCLK 54/ (internally generated TFS) Tensmit data hold 54/ after TCLK 54/ (internally generated TFS) Tensmit data hold 54/ after TCLK 54/ (internally generated TFS) Tensmit data delay 54/ after TCLK 54/ (internally generated TFS) Tensmit data delay 54/ after TCLK 54/ (internally generated TFS) Tensmit data delay 54/ after TCLK 54/ (internally generated TFS) Tensmit data delay 54/ after TCLK 54/ (internally generated TFS) Tensmit data delay 54/ after TCLK 54/ (internally generated TFS) Tensmit data delay 54/ after TCLK 54/ (internally generated TFS) Tensmit data delay 54/ after TCLK 54/ (internally generated TFS) Tensmit data delay 54/ after TCLK 54/ (internally generated TFS) Tensmit data hold 54/ tensmit	(internally generated RFS)							2.5		
(internally generated TFS) STOL TFS hold after TCLK 54/ (internally generated TFS) tHOFSE Transmit data delay after TCLK 54/ after TCLK Transmit data hold after TCLK 54/ after TCLK Serial Ports: Internal Clock Switching Requirements TFS delay after TCLK 54/ (internally generated TFS) tDFSI See figure 4. 22/ 28/ 9, 10, 11 01,02 5 ns (internally generated TFS) tHOFSI Transmit data delay after TCLK 54/ (internally generated TFS) tHOFSI Transmit data delay after TCLK 54/ after TCLK Transmit data hold 54/ tHDTI -0.5	<u>Serial Ports: External Clock</u>	Switching	Requirement:	<u>s</u>			T	T		
(internally generated TFS) Transmit data delay 54/ after TCLK tDDTE Transmit data hold after TCLK 5 Serial Ports: Internal Clock Switching Requirements TFS delay after TCLK 54/ (internally generated TFS) tDFSI See figure 4. 22/ 28/ 9, 10, 11 01,02 5 ns TFS hold after TCLK 54/ (internally generated TFS) tHOFSI Transmit data delay generated TFS) tHOFSI Transmit data delay fer TCLK 54/ (internally generated TFS) tDDTI Transmit data delay 54/ after TCLK 54/ tDDTI Transmit data hold 54/ tHDTI -0.5	TFS delay after TCLK <u>54/</u> (internally generated TFS)	^t DFSE	See figure 4.	<u>22</u> /	<u>28</u> /	9, 10, 11	01,02		14.5	ns -
after TCLK 5 Transmit data hold after TCLK 54/ thDTE Serial Ports: Internal Clock Switching Requirements TFS delay after TCLK 54/ (internally generated TFS) tDFSI See figure 4. 22/ 28/ 9, 10, 11 01,02 5 TFS hold after TCLK 54/ (internally generated TFS) tHOFSI -1.5 -1.5 Transmit data delay after TCLK 54/ (internally generated TFS) thOFSI -0.5 -0.5	TFS hold after TCLK <u>54</u> / (internally generated TFS)	tHOFSE						3		
after TCLK Internal Clock Switching Requirements TFS delay after TCLK 54/ (internally generated TFS) tDFSI See figure 4. 22/ 28/ 9, 10, 11 01,02 5 ns TFS hold after TCLK 54/ (internally generated TFS) tHOFSI -1.5 Transmit data delay 54/ after TCLK ToDTI -0.5 Transmit data hold 54/ tHDTI -0.5	Transmit data delay <u>54</u> / after TCLK	^t DDTE							17.5	_
TFS delay after TCLK 54/ (internally generated TFS) tDFSI See figure 4. 22/ 28/ 9, 10, 11 01,02 5 ns TFS hold after TCLK (internally generated TFS) tHOFSI -1.5 -1.5 -7.5 Transmit data delay after TCLK (internally generated TFS) tHOFSI -7.5 -7.5 Transmit data hold 54/ tHDTI tHDTI -0.5	after TCLK —							5		
(internally generated TFS) TFS hold after TCLK 54/ (internally generated TFS) Transmit data delay 54/ tDDTI after TCLK Transmit data hold 54/ tHDTI Told the state of the	Serial Ports: Internal Clock	Switching	Requirements	3		1	1		·	·
(internally generated TFS) Transmit data delay 54/ tDDTI 7.5 after TCLK Transmit data hold 54/ tHDTI -0.5	TFS delay after TCLK <u>54</u> / (internally generated TFS)	^t DFSI	See figure 4.	<u>22</u> /	<u>28</u> /	9, 10, 11	01,02		5	ns -
after TCLK	TFS hold after TCLK <u>54</u> / (internally generated TFS)	^t HOFSI						-1.5		_
	Transmit data delay <u>54</u> / after TCLK	^t DDTI							7.5	
		^t HDTI						-0.5		
TCLK/RCLK width t _{SCLK/W} (SCLK/2)-2 (SCLK/2)+2		tSCLKIW						(SCLK/2)-2	(SCLK/2)+2	
See footnotes at end of table.	See feetnetes at and of table									

В

21

	TABLE	l. Electrical performa	nce chara	acteristics - (Continued.			
Test	Symbol	Conditions	_	Group A I subgroups		Limits		Unit
Cavial Barta, Enable and Th	roo Stata S	unless otherwise s				Min	Max	
Serial Ports: Enable and Th								
Data enable from <u>54/</u> external TCLK	^t DDTEN	See figure 4. 22/ 2	<u>28</u> /	9, 10, 11	01,02	3.5		ns
Data disable from <u>54</u> / external TCLK	tDDTTE						12	
Data enable from <u>54</u> / internal TCLK	tDDTIN					-0.5		
Data disable from <u>54/</u> internal TCLK	tDDTTI						3	
TCLK/RCLK delay from CLKIN	tDCLK						23.5+3DT/8	
SPORT disable after CLKIN	^t DPTR						18.5	
Serial Ports: Gated SCLK w	ith Externa	TFS (Mesh Multipr	ocessing)				
TFS setup before 55/	tstfsck	See figure 4. <u>22</u> /		9, 10, 11	01	5.5		ns
					02	5.6		
TFS hold afterCLKIN <u>55</u> /	tHTFSCK				01,02	(t _{CK} /2)+0.5		
Serial Ports: External Late I	Frame Sync │	<u>Switching Require</u>	ments	<u> </u>	1		1	1
Data delay from late <u>56/</u> external TFS or RFS with MCE = 1, MFD = 0	†DDTLFSE	See figure 4. 22/ 2	<u>28</u> /	9, 10, 11	01,02		14.1	ns
Data enable from late $\underline{56}$ / FS or MCE = 1, MFD = 0	t _{DDTENFS}					3		
JTAG Test Access Port Em	<u>ulatiom Tim</u> │	<u>iing and Switching l</u> 	Requirem	nents 	1		1	<u> </u>
TCK period	^t TCK	See figure 4. <u>22</u> /		9, 10, 11	01,02	^t CK		ns
TDI, TMS, setup before TCK high	^t STAP					5		
TDI, TMS, hold after TCK high	tHTAP					6		
Systems inputs setup <u>57</u> /	tssys				01	7	i	
before TCK low					02	8		
Systems inputs hold 57/ after TCK low	tHSYS				01,02	18.5		
See footnotes at end of table								
	NDARD	INC	1	IZE A			5962-97	7506
MICROCIRO DEFENSE SUPPLY COLUMBUS, (CENTER C	OLUMBUS		F	REVISION	LEVEL B	SHEET 22	

TABLE I. Electrical performance characteristics - Continued.									
Test	Symbol	Conditi	ions <u>1</u> /	Group A subgroups	Device types	Lir	mits	Unit	
		unless otherw	vise specified			Min	Max		
JTAG Test Access Port Emulatiom Timing and Switching Requirements - Continued.									
TRST pulse width	trstw	See figure 4.	<u>22</u> /	9, 10, 11	01,02	^{4t} CK		ns	
TD0 delay from TCK low before TCK low	t _{DTDO}						13.5	_	
Systems outputs delay <u>58</u> / after TCK low	t _{DSYS}						20		

- Device type 01, -40° C \leq T_C \leq +100° C and +4.75 V dc \leq V_{DD} \leq +5.25 V dc, unless otherwise specified.
- Device type 02, -55° C \leq T_C \leq +125°C and +4.75 V dc < V_{DD} \leq +5.25 V dc, unless otherwise specified. Applies to input and bidirectional pins: DATA47-0, ADDR31-0, RD, WR, SW, ACK, SBTS, IRQy2-0, FLAGy0, FLAG1, FLAGy2, HBG, CSy, DMAR1, DMAR2, BR6-1, RPBA, CPAy, TFS0, TFSy1, RFS0, RFSy1, LyxDAT3-0, LyxCLK, LyxACK, EBOOTA, LBOOTA, EBOOTBCD, LBOOTBCD, BMSA, BMSBCD, TMS, TDI, TCK, HBR, DRO, DRy1, TCLK0, TCLKy1, RCLK0, RCLKy1. For the group of signals LyxDAT3-0, LyxCLK, and LyxACK, only Link Port 4 signals (Ly4DT3-0, Ly4CLK, and Ly4ACK) from each of the processors are tested at the module level. Link Ports 1, 2, and 3 are not DC tested at the module level, but are tested at the die level prior to assembly.
- Applies to input pins: CLKIN, RESET, TRST.
- Applies to output and bidirectional pins: DATA47-0, ADDR31-0, MS3-0, RD, WR, PAGE, ADRCLK, SW, ACK, FLAGy0, FLAG1, FLAGy2, TIMEXPy, HBG, REDY, DMAG1, DMAG2, BR6-1, CPAy, DTO, DTy1, TCLK0, TCLKy1, RCLK0, RCLKy1, TFS0, TFSy1, RFS0, RFSy1, LyxDAT3-0, LyxCLK, LyxACK, BMSA, BMSBCD, TDO, EMU. For the group of signals LyxDAT3-0, LyxCLK, and LyxACK, only Link Port 4 signals (Ly4DAT3-0, Ly4CLK, and Ly4ACK) from each of the processors are tested at the module level. Link Ports 1, 2, and 3 are not DC tested at the module level, but are tested at the die level prior to assembly.
- See "output drive currents" for typical drive current capabilities.
- Applies to input pins: IRQy2-0, CSy, EBOOTA, LBOOTA.
- Applies to input pins with internal pull-ups: DRy1, TDI.
- Individual signals tested to limits of $I_{IH} = 10 \mu A$ and $I_{ILP} = 150 \mu A$ at die level prior to assembly. At the module level, all eight DR0 and DRy1 inputs connected together are tested to limits of I_{IH} = 80 µA and I_{ILP} = 1200 µA.
- Applies to bussed input pins: SBTS, HBR, DMAR1, DMAR2, RPBA, EBOOTBCD, LBOOTBCD, CLKIN, RESET, TCK.
- 10/ Applies to bussed input pins with internal pull-ups: DR0, TRST, TMS.
- 11/ Applies to three statable pins and bidirectional pins; FLAGy0, FLAGy2, BMSA, TD0, TFSy1, RFSy1. TFSy1 and RFSy1 are tested individually to the limits of I_{OZH} = 10 μA and I_{OZL} = 10 μA at die level. At the module level, eight pins connected together are tested to limits of I_{OZH} = 80 μ A and I_{OZL} = 80 μ A.
- 12/ Applies to three statable pins with internal pull-ups: DTy1, TCLKy1, RCLKy1. Individual signals tested to limit of I_{OZH} = 10 μA and I_{OZLS} = 150 μA at die level. At the module level, eight serial port pins connected together are tested to limits of I_{OZH} = 80 μA and I_{OZLS} = 1200 μA .
- 13/ Applies to ACK pin when pulled up. (Note that ACK is pulled up internally with a 2 k Ω resistor during reset in a multiprocessor system, when ID2-0 = 001 and another single processor is not requesting bus mastership.)
- 14/ Applies to CPAy pin.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-97506
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL B	SHEET 23

TABLE 1. Electrical performance characteristics - Continued.

- 15/ Applies to bussed three statable pins and bidirectional pins: DATA47-0, ADDR31-0, MS3-0, RD, WR, PAGE, ADRCLK, SW, ACK, FLAG1, HBG, REDY, DMAG1, DMAG2, BMSBCD, TFS0, RFS0, BR5, BR6, EMU. (Note that ACK is pulled up internally with a 2 k Ω resistor during reset in a multiprocessor system, when ID2-0 = 001 and another single processor is not requesting bus mastership.) HBG and EMU are not tested for leakage current. At the die level, component pins that make up TFS0 and RFS0 are tested to limits of I_{OZH} = 10 μA and I_{OZL} = 10 μA . At the module level, eight pins connected together are tested to limits of I_{OZH} = 80 μ A and I_{OZL} = 80 μ A.
- 16/ Applies to bussed three statable pins with internal pull-ups: DT0, TCLK0, RCLK0. At the module level, all eight DR0 and DRy1 inputs connected together are tested to limits of I_{OZH} = 80 μA and I_{OZLS} = 1200 μA .
- 17/ Applies to three statable pins with internal pull-downs: LyxDAT3-0, LyxCLK, LyxACK. Only Link Port 4 signals (Ly4DAT3-0, Ly4CLK, and Ly4ACK) from each of the processors are tested at the module level. Link Ports 1, 2, and 3 are not DC tested at the module level, but are tested at the die level prior to assembly.
- 18/ Applies to ACK pin when keeper latch enabled.
- $\overline{\underline{19}}$ / Applies to V_{DD} pins. Conditions of operation: each processor executing radix-2 FFT butterfly with instruction in cache, one data operand fetched from cache each internal memory block, and one DMA transfer occurring form/to internal memory at t _{CK} = 25 ns. Total power dissipation has two components, one due to internal circuitry and one due to the switching of external output drivers: P_{TOTAL} = P_{INT} + P_{EXT}. Internal power dissipation is P_{INT} = I_{DDIN} x V_{DD}. The external component of total power dissipation is caused by the switching of output pins, and depends on: the number of pins that switch each cycle (O), the maximum frequency at which they can switch (f), the load capacitance per pin (C), the output voltage swing (V_{DD}): P_{EXT} = O x C x V_{DD}² x f. Address and data pins can switch at f = 1/(2t_{CK}). WR can switch at 1/t_{CK}. MSx pins switch at 1/(2t_{CK}).
- 21/ Not tested. Nominal value of 15 pF derived through RC measurement at design characterization.
- 22/ Timing test limits are target limits for the module, based on calculated predictions only. The module is 100% production tested, and the test limits are guaranteed by design/analysis, and characterization testing (at $T_A = 25^{\circ}C$) of the individual discrete mircocontrollers. The limits shown are based on a CLKIN frequency of 40 MHz. DT is the difference between the actual CLKIN period and a CLKIN period of 25 ns: DT = t_{CK} - 25 ns. Link and serial ports: all are 100% tested at die level, serial ports are 100% AC tested at module level, only Link Port 4 from each processor is AC tested at module level, then link and serial ports are DC tested at module level.
- 23/ Applies after the power-up sequence is complete. At power-up, the processor's internal phase-locked loop requires no more than 2000 CLKIN cycles while RESET is low, assuming stable VDD and CLKIN (not including start-up time of external oscillator).
- 24/ Only required if multiple microcontrollers must come out of reset synchronous to CLKIN with program counters (PC) equal (i. e. for a SIMD system). Not required for multiple microcontrollers communicating over the shared bus (through the external port), because the bus arbitration logic synchronizes it self automatically after reset.
- 25/ Only required for IRQx recognition in the following cycle.
- 26/ Applies only if tSIR and tHIR requirements are not met.
- 27/ Flag inputs meeting these setup and hold times will affect conditional instructions in the following instruction cycle.
- $\overline{28}$ / W = (number of wait states specified in WAIT register) times t_{CK} . HI = t_{CK} (if an address hold cycle or bus idle cycle occurs, as specified in WAIT register; otherwise HI = 0). H = t_{CK} (if an address hold cycle occurs as specified in WAIT register; otherwise H=0). $I=t_{\mbox{CK}}$ (if bus idle cycle occurs, as specified in WAIT register; otherwise I=0).
- Data delay/setup: User must meet tDAD or tDRLD or synchronous specification tSSDATI.
- 30/ For MSx, SW, and BMS, the falling edge is referenced.
- 31/ Data hold: User must meet t_{HDA} or t_{HDRH} or synchronous specification t_{HDATI} . To determine system hold time, the data output hold time in a particular system, first calculate $t_{DECAY} = C_L \Delta V / I_L$. Choose ΔV to be the difference between the microcontroller's output voltage and the input threshold for the device requiring the hold. Typical ΔV is 0.4 volt. C_L is the total bus capacitance (per data line), and I_L is the total leakage or three state current (per data line). The hold time will be t_{DECAY} plus the minimum disable time (i. e. t_{HDWD} for the write cycle).
- $\frac{32}{ACK}$ ACK delay/setup: User must meet t_{DSAK} or t_{DAAK} or synchronous specification t_{SACKC} . $\frac{32}{ACK}$ To determine system hold time, the data output hold time in a particular system, first calculate $t_{DECAY} = C_L \Delta V / I_L$. Choose ΔV to be the difference between the microcontroller's output voltage and the input threshold for the device requiring the hold. Typical ΔV is 0.4 volt. C_L is the total bus capacitance (per data line), and I_L is the total leakage or three state current (per data line). The hold time will be t_{DECAY} plus the minimum disable time (i. e. t_{HDWD} for the write cycle).


STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-97506
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL B	SHEET 24

TABLE 1. Electrical performance characteristics - Continued.

- 34/ tspwi i(min) = 9.5 + 5DT/16, when multiprocessor memory space wait state (MMSWS bit in WAIT register) is disabled; when MMSWS is enabled, $t_{SRWLI}(min) = 4 + DT/8$.
- 35/ tDACKAD is true only if the address and SW inputs have setup times (before CLKIN) greater than 10.5 + DT/8 and less than 18.5 + 3DT/4. If the address and SW inputs have setup times greater than 19 + 3DT/4, then ACK is valid 15 + DT/4 (max) after CLKIN. A slave that sees an address with a M field match will respond with ACK reguardless of the state of MMSWS or strobes. A slave will three state ACK every cycle with tACKTB.
- 36/ For first asynchronous access after HBR and CS asserted, ADDR 31-0 must be a non-MMS value 1/2t_{CK} before RD or WR goes low or by tHBGRCSV after HBG goes low. This is easily accomplished by driving an upper address signal high when HBG is asserted.
- 37/ Only required for recognition in the current cycle.
- 38/ CPA assertion must meet the setup to CLKIN; deassertion does not need to meet the setup to CLKIN.
- 39/(O/D) = open drain, (A/D) = active drain.
- 40/ Not required if RD and address are valid the the theoretical and the same valid the theoretical and the same valid the theoretical and the theoretical and the theoretical and the theoretical and the value of t accomplished by driving an upper address signal high when HBG is asserted. For address bits to be driven during asynchronous host accesses, see QML manufacturer.
- 41/ Strobes = RD, WR, SW, PAGE, and DMAG.
- 42/ In addition to bus master transition cycles, these specifications also apply to bus master and bus slave synchronous read/write.
- 43/ Memory interface = Address, RD, WR, MSx, SW, HBG, PAGE, DMAGx, and BMS (in EPROM boot mode).
- 44/ Only required for recognition in the current cycle.
- tsDATDGL is the data setup requirement if DMARx is not being used to hold off completion of a write. Otherwise, if DMARx low holds off completion of the write, the data can be driven tDATDRH after DMARx is brought high.
- 46/ tyDATDGH is valid if DMARx is not being used to hold off completion of a read. If DMARx is used to prolong the read, then tVDATDGH = 7.5 + 9DT/16 + (n * t_{CK}) where "n" equals the number of extra cycles that the access is prolonged.
- 47/ LACK will go low with t_{DLALC} relative to rising edge of LCLK after first nibble is received. LACK will not go low if the receivers link buffer is not about to fill.
- 48/ Only required for interrupt recognition in the current cycle.
- t_{SI SK} is the maximum delay that can be introduced in the transmission path of LDATA relative LCLK:
- tslsk = (tlclkTWH tDLDCH)min tslDclmax.

 If link port 2 is transmitter, tslsk = 0.28 ns. Because of this small margin, extreme care must be taken in system design. If adequate setup time cannot be assured, link port operation should be limited to 1X, or system CLKIN frequency should be reduced to increase the setup margin at 2X.
- 51/ thusk is the maximum delay that can be introduced in the transmission path of LCLK relative to LDATA: thlsk = (tlclktwl - thldch)min - thldclmax.
- 52/ Reference to sample edge.
- 53/ RFS hold after RCK when MCE = 1, MFD = 0 is 0.5 ns minimum from drive edge. TFS hold after TCK for late external TFS is 0.5 ns minimum from drive edge.
- 54/ Reference to drive edge.
- 55/ Applies only to gated serial clock mode used for serial port system I/O in mesh multiprocessing systems.
- 56/ MCE = 1, TFS enable and TFS valid follow to the top the to IRQ2-0, FLAG2-0, DR0, DR1, TCLK0, TCLK1, RCLK0, RCLK1, TFS0, TFS1, RFS0, RFS1, LxDAT3-0, LxCLK, LxACK, EBOOT, LBOOT, BMS, CLKIN, RESET.
- System outputs = DATA47-0, ADDR31-0, MS3-0, RD, WR, ACK, PAGE, ADRCLK, SW, HBG, REDY, DMAG1, DMAG2, BR6-1, CPA, FLAG2-0, TIMEXP, DT0, DT1, TCLK0, TCLK1, RCLK0, RCLK1, TFS0, TFS1, RFS0, RFS1, LxDAT3-0, LxCLK, LxACK, BMS.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-97506
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL B	SHEET 25



Case outline X - Continued.

Symbol	Millim	eters	Inc	hes	
	Min	Max	Min	Max	
Α		4.06		0.160	
A 1	2.11	2.57	0.083	0.101	
A2	0.08	0.33	0.003	0.013	
b	0.15	0.25	0.006	0.010	
C	0.10	0.17	0.004	0.0065	
D/E		77.47		3.050	
D1/E1	75.95	76.45	2.990	3.010	
D2/E2	68.96	69.72	2.715	2.745	
D3/E3	57.66	59.18	2.270	2.330	
D4/E4	51.77	52.37	2.038	2.062	
D5/E5	47.88	48.13	1.885	1.895	
D6/E6	8.38	8.89	0.330	0.350	
e	0.64	BSC	0.025 BSC		
J		0.89		0.035	

NOTES:

- The U.S. preferred system of measurement is the metric SI. This item was designed using inch-pound units of measurement. In case of problems involving conflicts between the metric and inch-pound units, the inch-pound units shall rule.
- 2. Pin numbers are for reference only.

FIGURE 1. Case outline(s) - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-97506
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL B	SHEET 27

Device types		01 and 02					
Case outline		X					
Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol
1 2 3 4 5 6 7 8 9 10 11 2 13 4 15 6 17 8 9 10 11 2 13 14 5 16 17 8 19 20 1 2 2 3 4 2 5 6 7 8 2 9 3 3 1 3 3 3 3 4 5 6 7 3 8 9 4 1 4 2 4 3 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	WR RD GND CSA CSB CSC CSD HBG REDY ADRCLK VDD RFS0 TCLK0 DT0 CPAA CPAB CPAC CPAD VDD RFSA1 RCLKA1 DTA1 TFSA1 TCLKB1 DTA1 TFSB1 TCLKB1 DTB1 TCLKB1 DTB1 TCLKB1 TCLKB1 TCLKB1 TCLKB1 TCLKC1 TCLKC1 TCLKC1 TCLKC1	45 46 47 48 49 55 55 55 55 55 56 66 66 67 77 77 77 77 77 77 77 77 77 77	GND RFSD1 RCLKD1 DRD1 TFSD1 TCLKD1 TCLKD1 DTD1 VDD HBR DMAR1 DMAR2 SBTS BMSA BMSBCD SW GND MS0 MS1 MS2 MS3 VDD ADDR31 ADDR30 ADDR28 ADDR29 ADDR28 ADDR29 ADDR25 ADDR26 VDD ADDR25 ADDR22 ADDR22 ADDR21 ADDR23 ADDR22 ADDR21 ADDR21 ADDR19 ADDR19 ADDR18 ADDR19 ADDR16 ADDR15 ADDR16 ADDR15 ADDR16 ADDR15 ADDR16	89 91 93 94 95 97 99 100 101 103 104 106 107 108 109 111 112 113 114 115 112 112 112 112 112 112 112 113 113 114 115 116 117 118 119 119 119 119 119 119 119 119 119	ADDR13 ADDR11 GND ADDR10 ADDR9 ADDR8 VDD ADDR5 GND ADDR3 ADDR4 ADDR3 ADDR4 ADDR3 ADDR1 ADDR0 FLAGA0 FLAGA0 FLAGB0 FLAGG2 FLAGC2 FLAGD0 FLAGD2 VDD FLAGI EMU TIMEXPA TIMEXPA TIMEXPD GND TDO TRST TDI TMS TCK VDD IRQA0 IRQA0 IRQA1 IRQA2	133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 160 161 162 163 164 165 167 168 169 170 171 172 173 174 175 176	IRQB0 IRQB1 IRQB2 GND IRQC0 IRQC1 IRQC0 IRQC1 IRQD0 IRQD1 IRQD2 VDD EBOOTA EBOOTBCD GND RESET RPBA GND LD4ACK LD4DAT1 LD4DAT3 VDD LD3ACK LD3DAT1 LD3DAT1 LD3DAT1 LD3DAT1 LD3DAT3 GND LD1DAT3 GND LD1DAT0 LD1DAT3 VDD LC4ACK LD1DAT3 VDD LC4ACK LD1DAT3 VDD LC4ACK LD1DAT3 VDD LC4ACK LD1DAT3 LD1DAT3 CA4ACK LC4DAT1


FIGURE 2. <u>Terminal connections</u>.


STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-97506
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL B	SHEET 28


Device types	01 and 02				
Case outline	×				
Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol
177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220	LC4DAT2 LC4DAT3 GND LC3ACK LC3CLK LC3DAT1 LC3DAT2 LC3DAT3 VDD LC1ACK LC1CLK LC1DAT0 LC1DAT1 LC1DAT3 GND LB4ACK LB4DAT0 LB4DAT1 LB4DAT2 LB4DAT3 VDD LB3ACK LB3DAT3 GND LB3DAT1 LB3DAT1 LB3DAT2 LB3DAT3 GND LB1ACK LB1CLK LB1DAT0 LB1DAT2 LB1DAT3 CHB1DAT3 CHB1DA	221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264	GND LA3ACK LA3CLK LA3CLK LA3DAT1 LA3DAT2 LA3DAT3 VDD LA1ACK LA1CLK LA1DAT0 LA1DAT1 LA1DAT2 LA1DAT3 GND DATA4 DATA5 DATA4 DATA5 DATA6 DATA7 GND DATA11 VDD DATA11 VDD DATA12 DATA13 DATA11 VDD DATA12 DATA13 DATA14 DATA15 GND DATA12 DATA13 DATA11 DATA12 DATA13 DATA11 DATA12 DATA13 DATA13 DATA14 DATA15 GND DATA12 DATA13 DATA11 DATA12 DATA13 DATA14 DATA15 GND DATA12 DATA13 DATA14 DATA15 GND DATA21 DATA12 DATA22 DATA23	265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308	GND DATA24 DATA25 DATA26 DATA26 DATA27 VDD DATA28 DATA30 DATA31 GND DATA32 DATA33 DATA34 DATA35 VDD DATA36 DATA36 DATA37 DATA38 DATA37 DATA38 DATA39 GND DATA41 CLKIN GND DATA41 CLKIN GND DATA42 DATA45 DATA45 DATA45 DATA45 DATA44 DATA45 DATA46 DATA47 GND BR1 BR2 BR3 BR4 BR5 BR6 PAGE VDD DMAG1 DMAG2 ACK


FIGURE 2. <u>Terminal connections</u> - Continued.


STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-97506
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL B	SHEET 29














SYNCHRONOUS READ/WRITE - BUS MASTER

FIGURE 4. <u>Timing waveforms</u> - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-97506
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		B	34









SIZE
STANDARD
MICROCIRCUIT DRAWING
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 43216-5000

SIZE
A

5962-97506

REVISION LEVEL
B
SHEET
37








DIA HAND SHARE ITHING

FIGURE 4. Timing waveforms - Continued.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000	SIZE A		5962-97506
		REVISION LEVEL B	SHEET 39







LINK PORT ENABLE OR THREE STATE TAKES EFFECT 2 CYCLES AFTER A WRITE TO A LINK PORT CONTROL REGISTER.






FIGURE 4. Timing waveforms - Continued.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000	SIZE A		5962-97506
		REVISION LEVEL B	SHEET 40

EXTERNAL RFS WITH MCE = 1, MFD = 0



LATE EXTERNAL TFS




EXTERNAL LATE FRAME SYNC


NOTE:


1. RFS hold after RCLK when MCE = 1, MFD = 0 is 0.5 ns minimum from drive edge. TFS hold after TCLK for late external TFS is 0.5 ns minimum form drive edge.

FIGURE 4. Timing waveforms - Continued.


STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000	SIZE A		5962-97506
		REVISION LEVEL B	SHEET 41







OUTPUT ENABLE/DISABLE



FOR AC MEASUREMENTS
(INCLUDES ALL FIXTURES)



VOLTAGE REFERENCE LEVELS FOR AC MEASUREMENTS (EXCEPT OUTPUT ENABLE/DISABLE)

FIGURE 4. Timing waveforms - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-97506
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL B	SHEET 44

TABLE II. Electrical test requirements.

MIL-PRF-38534 test requirements	Subgroups (in accordance with MIL-PRF-38534, group A test table)
Interim electrical parameters	Paragraph 4.2.b
Final electrical parameters	Paragraph 4.2.b*, 1, 2, 3, 7, 8, 9, 10, 11
Group A test requirements	1, 2, 3, 7, 8, 9, 10, 11
Group C end-point electrical parameters	1, 7, 9
End-point electrical parameters for radiation hardness assurance (RHA) devices	Not applicable

^{*} PDA applies to paragraph 4.2.b, functional testing.

- 4.3 <u>Conformance and periodic inspections</u>. Conformance inspection (CI) and periodic inspection (PI) shall be in accordance with MIL-PRF-38534 and as specified herein.
 - 4.3.1 Group A inspection (CI). Group A inspection shall be in accordance with MIL-PRF-38534 and as follows:
 - a. Tests shall be as specified in table II herein.
 - b. Subgroups 4, 5, and 6 shall be omitted.
 - c. Subgroups 7 and 8 shall include verification of the functionality of the device.
 - 4.3.2 Group B inspection (PI). Group B inspection shall be in accordance with MIL-PRF-38534.
 - 4.3.3 Group C inspection (PI). Group C inspection shall be in accordance with MIL-PRF-38534 and as follows:
 - a. End-point electrical parameters shall be as specified in table II herein.
 - b. Steady-state life test, method 1005 of MIL-STD-883.
 - (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to either DSCC-VA or the acquiring activity upon request. Also, the test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.
 - (2) T_C as specified in accordance with table I of method 1005 of MIL-STD-883.
 - (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.
 - 4.3.4 Group D inspection (PI). Group D inspection shall be in accordance with MIL-PRF-38534.
 - 4.3.5 Radiation hardness assurance (RHA) insepction. RHA inspection is currently not applicable to this drawing.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000	SIZE A		5962-97506
		REVISION LEVEL B	SHEET 45

Ρ.				

- 5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-PRF-38534.
- 6. NOTES
- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.2 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
- 6.3 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-973 using DD Form 1692, Engineering Change Proposal.
- 6.4 <u>Record of users</u>. Military and industrial users shall inform Defense Supply Center Columbus when a system application requires configuration control and the applicable SMD. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0544.
- 6.5 <u>Comments</u>. Comments on this drawing should be directed to DSCC-VA, P. O. Box 3990, Columbus, Ohio 43216-5000, or telephone (614) 692-0512.
- 6.6 Sources of supply. Sources of supply are listed in MIL-HDBK-103 and QML-38534. The vendors listed in MIL-HDBK-103 and QML-38534 have submitted a certificate of compliance (see 3.7 herein) to DSCC-VA and have agreed to this drawing.

STANDARD
MICROCIRCUIT DRAWING
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 43216-5000

SIZE

A

SP62-97506

REVISION LEVEL
B

SHEET
46

TABLE III. Pin functions.

Terminal	Type <u>1</u> /	Function
symbol	1 ype <u>1</u> /	T difetion
ADDR31-0	I/O/T	External Bus Address. (Common to all processors). The module outputs addresses for external memory and peripherals on these pins. In a multiprocessor system, the bus master outputs addresses for read/writes on the internal memory or IOP registers of slave processors. The module inputs addresses when a host processor or multiprocessing bus master is reading or writing the internal memory or IOP registers of internal processors.
DATA47-0	I/O/T	External Bus DATA. (Common to all processors). The module inputs and outputs data and instructions on these pins. 32-bit single-precision floating-point data and 32-bit fixed-point data is transferred over bits 47 - 16 of the bus. 40-bit extended-precision floating-point data is transferred over bits 47 - 8 of the bus. 16-bit short word data is transferred over bits 31 - 16 of the bus. In PROM boot mode, 8-bit data is transferred over bis 23 - 16. Pull-up resistors on unused DATA pins are not necessary.
MS3-0	О/Т	Memory Select Lines. (Common to all processors). These lines are asserted (low) as chip selects for the corresponding banks of external memory. Memory bank size must be defined in the individual processors system control registers (SYSCON). The MS3-0 lines are decoded memory address lines that change at the same time as the other address lines. When no external memory access is occurring the MS3-0 lines are inactive; they are active, however, when a conditional memory access instruction is excuted, whether or not the condition is true. MS0 can be used with the PAGE signal to implement a bank of DRAM memory (Bank 0). In multiprocessing system, the MS3-0 lines are output by the bus master.
RD	I/O/T	Memory Read Strobe. (Common to all processors). This pin is asserted (low) when the processor reads from external devices or when the internal memory of inter <u>nal</u> processors is being accessed. External devices (including other processors) <u>must assert RD</u> to read from the processors internal memory. In a multiprocessing system, RD is output by the bus master and is input by all other processors.
WR	I/O/T	Memory Write Strobe. (Common to all processors). This pin is asserted (low) when the processor writes from external devices or when the internal memory of inter <u>nal</u> processors is being accessed. External devices (including other processors) must assert WR to write from the processors internal memory. In a multiprocessing system, WR is output by the bus master and is input by all other processors.
PAGE	O/T	DRAM Page Boundary. (Common to all processors). The module asserts this pin to signal that an external DRAM page boundary has been crossed. DRAM page size must be defined in the individual processor's memory control register (WAIT). DRAM can only be implemented in external memory Bank 0; the PAGE signal can only be activated for Bank 0 accesses. In a multiprocessing system, PAGE is output by the bus master.
ADRCLK	О/Т	Clock Output Reference. (Common to all processors). In a multiprocessing system, ADRCLK is output by the bus master.
See footnotes at	I/O/T	Synchronous Write Select. (Common to all processors). This signal is used to interface the processor to synchronous memory devices (including other processors). The module asserts $\frac{SW}{WR}$ (low) to provide an early indication of an impending write cycle, which can be aborted if $\frac{WR}{WR}$ is not later asserted (e.g. in a conditional write instruction). In a multiprocessing system, $\frac{SW}{WR}$ is output by the bus master and is input by all $\frac{Oth}{VR}$ er processors to determine if the multiprocessor memory access is a read or write. $\frac{SW}{WR}$ is asserted at the same time as the address output. A host processor using synchronous writes must assert this pin when writing to module.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-97506
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL B	SHEET 47

Terminal symbol	Type <u>1</u> /	Function
ACK	I/O/S	Memory Acknowledge. (Common to all processors). External devices can deassert ACK (low) to add wait states to an external memory access. ACK is used by I/O devices, memory controllers, or other peripherals to hold off completion of an external memory access. The module deasserts ACK, as an output, to add wait states to a synchronous access of its internal memory. In a multiprocessing system, a slave processor deasserts the bus master's ACK input to add wait state(s) to an access of its internal memory. The bus master has a keeper latch on its ACK pin that maintains the input at the level it was last driven to.
SBTS	I/S	Suspend Bus Three State. (Common to all processors). External devices can assert SBTS (low) to place the external bus address, data, selects, and strobes in a high impedence state for the following cycle. If the module attempts to access external memory while SBTS is asserted, the processor will halt and the memory access will not be completed until SBTS is deasserted. SBTS should only be used to recover from the host processor/ the module deadlock, or used with a DRAM controller.
HBR	I/A	Host Bus Request. (Common to all processors). Mu <u>st be</u> asserted by a host processor to request control of the module's external bus. When HBR is asserted in a <u>multiprocessor</u> system, the processor that is bus master will relinquish the bus and assert HBG. To relinquish the bus, <u>the</u> processor places the address, data, select, a <u>nd</u> strobe lines in a high impedance state. HBR has priority over all processor bus requests (BR 6-1) in a multiprocessing system.
НВG	I/O	Host Bus Grant. (Common to all processors). Acknowledges an HBR bus request, indicating that the host processor may take control of the external bus. HBG is asserted (held low) by the module until HBR is released. In a multiprocessing system, HBG is output by the processor bus master and is monitored by all others.
CSA	I/A	Chip Select. Asserted by host processor to select processor-A.
CSB	I/A	Chip Select. Asserted by host processor to select processor-B.
csc	I/A	Chip Select. Asserted by host processor to select processor-C.
CSD	I/A	Chip Select. Asserted by host processor to select processor-D.
REDY (O/D)	0	Host Bus Acknowledge. (Common to all processors). The module deasserts REDY (low) to add wait states to an asynchronous access of its internal memory or IOP registers by a host. Open drain output (O/D) by default; can be programmed in ADREDY bit of SYSON register of indiviual processors to be active drive (A/D). REDY will only be output if the CS and HBR inputs are asserted.
BR6-1	I/O/S	Multiprocessing Bus Requests. (Common to all processor). Used by multiprocessing processors to arbitrate for bus mastership. A processor only drives its own BRx line (corresponding to the value of its ID2-0 inputs) and monitors all others. In a multiprocessing system with less than six processors the unused BRx pins should be pulled high; BR4-1 must not be pulled high or low because they are outputs.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000	SIZE A		5962-97506
		REVISION LEVEL B	SHEET 48

Terminal symbol	Type <u>1</u> /	Function
RPBA	I/S	Rotating Priority Bus Arbitration Select. (Common to all processors). When RPBA is high, rotating priority fot multiprocessor bus arbitration is selected. When RPBA is low, fixed priority is selected. This signal is a system configuration selection that must be set to the same value on every processor. If the value of RPBA is changed during system operation, it must be changed in the same CLKIN cycle on every processor.
CPAy (O/D)	I/O	Core Priority Access (y=processor-A, -B, -C, -D). Asserting its CPA pin allows the core processor of a <u>bus</u> slave to interrupt background DMA transfers and gain access to the external bus. CPA is an open d <u>rain</u> output that is connected to all processors in the system, if this function is <u>required</u> . The CPA pin of each internal processor is brought out individually. The CPA pin ha <u>s an</u> internal 5 kohm pull-up resistor. If core access priority is not required in a system, the CPA pin should be left unconnected.
DT0	O/T	Data Transmit (Common serial ports 0 to all processors, TDM). DT pin has four parallel 50 kohm internal pull-up resistors.
DR0	I	Data Receive (Common serial ports 0 to all processors, TDM). DR pin has four parallel 50 kohm internal pull-up resistors.
TCLK0	I/O	Transmit Clock (Common serial ports 0 to all processors, TDM). TCLK pin has four parallel 50 kohm internal pull-up resistors.
RCLK0	I/O	Receiver Clock (Common serial ports 0 to all processors, TDM). RCLK pin has four parallel 50 kohm internal pull-up resistors.
TFS0	I/O	Transmit Frame Sync (Common serial ports 0 to all processors, TDM).
RFS0	I/O	Receiver Frame Sync (Common serial ports 0 to all processors, TDM).
DTy1	O/T	Data Transmit (Serial port 1 individual from processor-A, -B, -C, -D). Each DT pin has a 50 kohm internal pull-up resistor.
DRy1	I	Data Receive (Serial port 1 individual from processor-A, -B, -C, -D). Each DR pin has a 50 kohm internal pull-up resistor.
TCLKy1	I/O	Transmit Clock (Serial port 1 individual from processor-A, -B, -C, -D). Each TCLK pin has a 50 kohm internal pull-up resistor.
RCLKy1	I/O	Receive Clock (Serial port 1 individual from processor-A, -B, -C, -D). Each RCLK pin has a 50 kohm internal pull-up resistor.
TFSy1	I/O	Transmit Frame Sync (Serial port 1 individual from processor-A, -B, -C, -D).
RFSy1	I/O	Receive Frame Sync (Serial port 1 individual from processor-A, -B, -C, -D).
FLAGy0	I/O/A	Flag Pins, 2/. (FLAG0 individual from processor-A, -B, -C, -D). Each is configured via control bits as either an input or output. As an input, it can be tested as a condition. As an output, it can be used to signal external peripherals.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000	SIZE A		5962-97506
		REVISION LEVEL B	SHEET 49

Terminal symbol	Type <u>1</u> /	Function
FLAG1	I/O/A	Flag Pins, 2/. (FLAG1 common to all processors). Configured by control bits internal to individual processors as either an input or output. As an input it can be tested as a condition. As an output, it can be used to signal external peripherals.
FLAGy2	I/O/A	FLAG Pins, 2/. (FLAG2 individual from processor-A, -B, -C, and -D). Each is configured by control bits as either an input or output. As an input, it can be tested as a condition. As an output, it can be used to signal external peripherals.
ĪRQy2-0	I/A	Interrupt Request Lines. (Individual IRQ2-0 from y = processor-A, -B, -C, -D). May be either edge-triggered or level-sensitive.
DMAR1	I/A	DMA Request 1 (DMA Channel 7). Common to processor-A, -B, -C, -D.
DMAR2	I/A	DMA Request 1 (DMA Channel 8). Common to processor-A, -B, -C, -D.
DMAG1	O/T	DMA Grant 1 (DMA Channel 7). Common to processor-A, -B, -C, -D.
DMAG2	O/T	DMA Grant 2 (DMA Channel 8). Common to processor-A, -B, -C, -D.
LyxCLK	I/O	Link Port Clock (y = processor-A, -B, -C, -D; x = Link Ports 1, 3, 4), 3/. Each LyxCLK pin has a 50 kohm internal pull-up resistor which is enabled or disabled by the LPDRD bit of the LCOM register, of the processor.
LyxDAT3-0	I/O	Link Port Data (y = processor-A, -B, -C, -D; x = Link Ports 1, 3, 4), 3/. Each LyxDAT pin has a 50 kohm internal pull-up resistor which is enabled or disabled by the LPDRD bit of the LCOM register, of the processor.
LyxACK	I/O	Link Port Acknowledge (y = processor-A, -B, -C, -D; x = Link Ports 1, 3, 4), 3/. Each LyxACK pin has a 50 kohm internal pull-up resistor which is enabled or disabled by the LPDRD bit of the LCOM register, of the processor.
BMSA	I/O/T <u>4</u> /	Boot Memory Select. Output: Used as chip select for boot <u>EPROM</u> devices (when EBOOTA = 1, LBOOTA = 0). In a multiprocessor system, BMS is output by the bus master. Input: When low, indicates that no booting will occur and that processor-A will begin executing instructions from external memory. See table in note 4. This input is a system configuration selection which should be hardwired.
EBOOTA	I	EPROM Boot Select. (processor-A) When EBOOTA is high, processor-A is configured for booting from an 8-bit EPROM. When EBOOTA is low, the LBOOTA and BMSA inputs determine booting mode for processor-A. See table in note 4. This signal is a configuration selection which should be hardwired.
LBOOTA	I	Link Boot. When LBOOTA is high, processor-A is configured for link port booting. When LBOOTA is low, processor-A is configured for host processor booting or no booting. See table in note 4. This signal is a system configuration selection which should be hardwired.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000	SIZE A		5962-97506
		REVISION LEVEL B	SHEET 50

Terminal symbol	Type <u>1</u> /	Function
EBOOTBCD	I	EPROM Boot Select. (Common to processor-B, -C, -D). When EBOOTBCD is high, processor-B, -C, -D are configured for booting from an 8-bit EPROM. When EBOOTBCD is low, the LBOOTBCD and BMSBCD inputs determine booting mode for processor-B, -C, and -D. See table in note 4. This signal is a system configuration selection which should be hardwired.
LBOOTBCD	I	LINK Boot. (Common to processor-B, -C, -D). When LBOOTBCD is high, processor-B, -C, -D are configured for link port booting. When LBOOTBCD is low, multiprocessor-B, -C, -D are configured for host processor booting or no booting. See table in note 4. This signal is a system configuration selection which should be hardwired.
BMSBCD	I/O/T <u>4</u> /	Boot Memory Select. Output: Used as chip select for boot EPROM devices (when EBOOTBCD = 1, LBOOTBCD = 0). In a multiprocessor system, BMS is output by the bus master. Input: When low, indicates that no booting will occur and that processor-B, -C, -D will begin executing instructions from external memory. See table in note 4. This input is a system configuration selection which should be hardwired.
TIMEXPy	0	Timer Expired. (Individual TIMEXP from $y = processor-A, -B, -C, -D$). Asserted for four cycles when the timer is enabled and t_{COUnt} decrements to zero.
CLKIN	I	Clock In. (Common to all processors). External clock input to the module. The instruction cycle rate is equal to CLKIN. CLKIN may not be halted, changed, or operated below the minimum specified frequency.
RESET	I/A	Module Reset. (Common to all processors). Resets the module to a known state. This input must be asserted (low) at power-up.
TCK	I	Test Clock (JTAG). (Common to all processors). Provides an asynchronous clock for JTAG boundary scan.
TMS	I/S	Test Mode Select (JTAG). (Common to all processors). Used to control the test state machine. TMS has four parallel 20 kohm internal pull-up resistors.
TDI	I/S	Test Data Input (JTAG). Provides serial data for the boundary scan logic chain starting at processor-A. TDI has a 20 kohm pull-up resistor.
TDO	0	Test Data Output (JTAG). Serial scan output of the boundary scan chain path, from processor-D.
TRST	I/A	Test Reset (JTAG). Common to all processors). Resets the test state machine. TRST must be asserted (pulsed low) after power-up or held low for proper operation of the module. TRST has four parallel 20 kohm internal pull-up resistors.
EMU(O/D)	0	Emulation Status. (Common to all processors). Pin 118 must be connected to the module's target board test connector only.
VDD	Р	Power Supply. Nominally +5.0 V dc (26 pins).
GND See footnotes on	G	Power supply returns. The lid to the module is electrically connected to GND.

See footnotes on the following sheet.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-97506
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL B	SHEET 51

NOTES:

1/ Type: A = asynchronous, A/D = active d<u>rive</u>, G = G = ground, G = G = output, G = G = output

Inputs identified as synchronous (S) must meet timing requirements with respect to CLKIN (or with respect to TMS, TDI). Inputs identified as asynchronous (A) can be asserted asynchronously to CLKIN(or to TCK for TRST).

Unused inputs should be tied or pulled to VDD o<u>r GND</u>, except for ADDR31-0, DATA47-0, FLAG2-0, SW, and inputs that have internal pull-up or pull-down resistors (CPA, ACK, DTx, DRx, TCLKx, RCLKx, LxDAT3-0, LxCLK, LxACK, TMS, and TDI) - these pins can be left floating. These pins have a logic-level hold circuit that prevents the input from floating internally.

ID pins are hardwired internally.

- 2/ FLAG3 is connected internally, common to processor-A, -B, -C, and -D.
- 3/ LINK PORTS 0, 2, and 5 are connected internally between processors -A, -B, -C, and -D.
- 4/ Three statable only in EPROM boot mode (when BMS is an output).

EBOOT	LBOOT	BMS	Booting Mode
1	0	output	EPROM (connect BMS to EPROM chip select)
0	0	1 (input)	Host processor
0	1	1 (input)	Link port
0	0	0 (input)	No booting. Processor executes from external memory.
0	1	0 (input)	Reserved
1	1	x (input)	Reserved

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000	SIZE A		5962-97506
		REVISION LEVEL B	SHEET 52

STANDARD MICROCIRCUIT DRAWING BULLETIN

DATE: 99-10-08

Approved sources of supply for SMD 5962-97506 are listed below for immediate acquisition only and shall be added to MIL-HDBK-103 and QML-38534 during the next revision. MIL-HDBK-103 and QML-38534 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38534.

Standard microcircuit drawing PIN <u>1</u> /	Vendor CAGE number	Vendor similar PIN <u>2</u> /
5962-9750601HXC	24355	AD14060BF/QML-4
5962-9750602HXC	24355	AD14060TF/QML-4

- 1/ The lead finish shown for each PIN, representing a hermetic package, is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the Vendor to determine its availability.
- <u>2</u>/ <u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE __number_

24355 Analog Devices

RT 1 Industrial Park P. O. Box 9106 Norwood, MA 02062

Vendor name

and address

Point of contact: 7910 Triad Center Drive

Greensboro, NC 27409-9605

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in this information bulletin.