								F	EVISI	ONS										
LTR	DESCRIPTION									DA	TE (Y	R-MO-D	A)		APPR	OVED				
																				ŀ
																				ı
																				:
																				l
			*							•										
REV																				
SHEET																				
REV																				
SHEET	15	16	17	18	19	20	21													
REV STATUS	3		•	RE\	/															
OF SHEETS				SHI	EET		1	2	3	4	5	6	7	8	9	10	11	12	13	14
				DDE	DADE) PV		L	I			<u> </u>					1			
PMIC N/A					PAREI Kennet							DEFE	NSE S	UPPL	Y CEI	NTER	COLU	MBUS	3	
				-			<u> </u>		····				COL	UMBI	JS, OI	HO 42	2316			
STA	NDA	RD		CHE	CKED	BY owling														
MICRO	CIR	CUI	T		00.1.2	g				MIC	DOO	DCI II	T 845	MACD	V DIC	71T A I				
DRA	WIN	1G		APP	ROVE	OBY										SITAL ABLE		SH		
THIS DRAWIN	IG IS A	VAILA	BLE			ond Mo	nnin			PRO	OGRA	MMA				ICE, N			IC	
FOR U	SE BY	ALL			-					I SILI	CON									1
AND AGEN	ICIES !	OF TH		DRA	WING	APPR0 97 - 0	OVAL E 06 - 27	ATE		 	•	1			1					
DEPARTMEN	H OF	UEFEN	ISE	<u> </u>			-			SIZE	_		E COD			59	62-	97	597	
AMSC	N/A			REV	ISION	LEVEL				igsqcut	4	<u> 6</u>	72 6	8						
30	•									SHE	FT	1	,	OF	21					
										3116		,	•	J1	۷ ا					
										<u> </u>										


DESC FORM 2233 APR 97

 $\underline{\textbf{DISTRIBUTION STATEMENT A}}. \ \ \textbf{Approved for public release; distribution is unlimited}.$

5962-E189-97



- 1.1 Scope. This drawing documents two product assurance class levels consisting of high reliability (device classes Q and M) and space application (device class V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN.
 - 1.2 PIN. The PIN is be as shown in the following example:



- 1.2.1 RHA designator. Device classes Q and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. Device class M RHA marked devices meet the MIL-PRF-38535, appendix A specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.
 - 1.2.2 Device type(s). The device type(s) shall identify the circuit function as follows:

Device type	Generic number	Circuit function	Toggle Speed (Mhz)
01	7C372i	64 Macrocell CPLD	66
02	7C372i	64 Macrocell CPLD	83

1.2.3 Device class designator. The device class designator is a single letter identifying the product assurance level as follows:

Device class

Device requirements documentation

М

Vendor self-certification to the requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A

Q or V

Certification and qualification to MIL-PRF-38535

1.2.4 <u>Case outline(s)</u>. The case outline(s) are as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	<u>Terminals</u>	Package style
X	GQCC1-J44	44	J leaded chip carrier

1.2.5 <u>Lead finish</u>. The lead finish is as specified in MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

1.3 Absolute maximum ratings. 1/

Supply voltage range (V _{CC})	-2.0 V dc to +7.0 V dc
Supply voltage range (V _{CC})	-2.0 V dc to +13.5 V dc <u>2/</u> -2.0 V dc to +7.0 V dc <u>2/</u>
Maximum power dissipation	2.5 W 3/
Lead temperature (soldering, 10 seconds)	+260°C
Thermal resistance, junction-to-case (θ j c): Case outline X	See MIL-STD-1835
lunction temperature (T.)	+175°C 4/
Storage temperature range	-65°C to +150°C 25 erase/write cycles (minimum)
Data retention	10 years (minimum)

Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.

Minimum dc input voltage is -0.5 V, which may overshoot to -2.0 V for periods less than 20 ns. Maximum dc voltage on output pins is V_{CC} + 0.5 V, which may overshoot to +7.0 V for periods less than 20 ns under load conditions.

Must wither and the added P_D due to short circuit test (e.g., IOS).

Maximum junction temperature shall not be exceeded except for allowable short duration burn-in screening conditions in accordance with method 5004 of MIL-STD-883.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 42316-5000

SIZE A	·	5962-97597
	REVISION LEVEL	SHEET 2

1.4 Recommended operating conditions. 5/					
Case operating temperature $Range(T_C)$	to +125°C dc minimum to +5 c minimum	5.5 V dc maximum			
1.5 Digital logic testing for device classes Q and V.	o maximam				
Fault coverage measurement of manufacturing					
logic tests (MIL-STD-883, test method 5012) 6/ p	ercent				
2. APPLICABLE DOCUMENTS					
2.1 <u>Government specification, standards, and handbooks</u> . The fo drawing to the extent specified herein. Unless otherwise specified Department of Defense Index of Specifications and Standards (Defense Index of Specifications)	d, the issues of the	se documents are those liste	ed in the issue of the		
SPECIFICATION					
MILITARY					
MIL-PRF-38535 - Integrated Circuits, Manufacturing,	General Specifica	tion for.			
STANDARDS					
MILITARY					
MIL-STD-883 - Test Methods and Procedures for Microelectronics. MIL-STD-973 - Configuration Management. MIL-STD-1835 - Microcircuit Case Outlines.					
HANDBOOKS					
MILITARY					
MIL-HDBK-103 - List of Standard Microcircuit Drawing MIL-HDBK-780 - Standard Microcircuit Drawings.	gs (SMD's).				
(Unless otherwise indicated, copies of the specification, standards, and handbooks are available from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)					
2.2 Non-Government publications. The following documents form a part of this document to the extent specified herein. Unle otherwise specified, the issues of the documents which are DoD adopted are those listed in the issue of the DODISS cited in t solicitation. Unless otherwise specified, the issues of documents not listed in the DODISS are the issues of the documents cited in t solicitation.					
AMERICAN SOCIETY FOR TESTING AND MATERIALS (A	ASTM)				
ASTM Standard F1192-88 - Standard Guide for the Measurement of Single Event Phenomena from Heavy Ion Irradiation of Semiconductor Devices.					
(Applications for copies of ASTM publications should be addressed to the American Society for Testing and Materials, 1916 Race Street, Philadelphia, PA 19103.)					
5/ All voltage values in this drawing are with respect to V _{SS} . 6/ Values will be added when they become available.					
STANDARD	SIZE A		5962-97597		
MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET		
COLUMBUS, OHIO 42316-5000	1	I VEAIOIOIA FEAEF	OIILL1		

DESC FORM 2234 APR 97

3

ELECTRONICS INDUSTRIES ASSOCIATION (EIA)

JEDEC Standard No. 17 - A Standardized Test Procedure for the Characterization of Latch-up in CMOS Integrated Circuits.

(Applications for copies should be addressed to the Electronics Industries Association, 2500 Wilson Blvd., Arlington, VA 22201.

(Non-Government standards and other publications are normally available from the organizations that prepare or distribute the documents. These documents also may be available in or through libraries or other informational services.)

2.3 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

- 3.1 <u>Item requirements.</u> The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for device class M shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein.
- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and V or MIL-PRF-38535, appendix A and herein for device class M.
 - 3.2.1 <u>Case outline(s)</u>. The case outline(s) shall be in accordance with 1.2.4 herein.
 - 3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 1.
 - 3.2.3 <u>Truth table</u>. The truth table shall be as specified in figure 2.
- 3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full case operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table IIA. The electrical tests for each subgroup are defined in table I.
- 3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked as listed in MIL-HDBK-103. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535. Marking for device class M shall be in accordance with MIL-PRF-38535, appendix A.
- 3.5.1 <u>Certification/compliance mark</u>. The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-PRF-38535. The compliance mark for device class M shall be a "C" as required in MIL-PRF-38535, appendix A.
- 3.6 <u>Certificate of compliance</u>. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6.2 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and herein or for device class M, the requirements of MIL-PRF-38535, appendix A and herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 or for device class M in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.

•			
STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-97597
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 42316-5000		REVISION LEVEL	SHEET 4

- 3.8 <u>Notification of change for device class M</u>. For device class M, notification to DSCC-VA of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change as defined in MIL-STD-973.
- 3.9 <u>Verification and review for device class M.</u> For device class M, DSCC, DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
- 3.10 <u>Microcircuit group assignment for device class M</u>. Device class M devices covered by this drawing shall be in microcircuit group number 42 (see MIL-PRF-38535, appendix A).
- 3.11 <u>Processing CPLDs</u>. All testing requirements and quality assurance provisions herein shall be satisfied by the manufacturer prior to delivery.
- 3.11.1 <u>Erasure of CPLDs</u>. When specified, devices shall be erased in accordance with the procedures and characteristics specified in 4.6 herein.
- 3.11.2 <u>Programmability of CPLDs</u>. When specified, devices shall be programmed to the specified pattern using the procedures and characteristics specified in 4.7 herein.
- 3.11.3 <u>Verification of erasure or programmed CPLDs</u>. When specified, devices shall be verified as either programmed (see 4.7 herein) to the specified pattern or erased (see 4.6 herein). As a minimum, verification shall consist of performing a functional test (subgroup 7) to verify that all bits are in the proper state. Any bit that does not verify to be in the proper state shall constitute a device failure, and shall be removed from the lot.
- 3.12 <u>Endurance</u>. A reprogrammability test shall be completed as part of the vendor's reliability monitor. This reprogrammability test shall be done only for initial characterization and after any design or process changes which may affect the reprogrammability of the device. The methods and procedures may be vendor specific, but shall be under document control and shall be made available upon request.
- 3.13 <u>Data Retention</u>. A data retention stress test shall be completed as part of the vendor's reliability monitors. This test shall be done for initial characterization and after any design or process changes which may affect data retention. The methods and procedures may be vendor specific, but shall guarantee the number of years listed in section 1.3 herein over the full military temperature range. The vendor's procedure shall be kept under document control and shall be made available upon request of the acquiring or preparing activity, along with the test data.

4. QUALITY ASSURANCE PROVISIONS

- 4.1 <u>Sampling and inspection</u>. For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. For device class M, sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.
- 4.2 <u>Screening</u>. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection.
 - 4.2.1 Additional criteria for device class M.
 - a. Delete the sequence specified as initial (pre-burn-in) electrical parameters through interim (post-burn-in) electrical parameters of method 5004 and substitute lines 1 through 6 of table IIA herein.
 - b. Prior to bum-in, the devices shall be programmed (see 4.7 herein) with a checkerboard pattern or equivalent (manufacturers at their option may employ an equivalent pattern provided it is topologically true alternating bit pattern). The pattern shall be read before and after bum-in. Devices having bits not in the proper state after bum-in shall constitute a device failure and shall be removed from the lot. The manufacturer as an option may use built-in test circuitry by testing the entire lot to verify programmability and AC performance without programming the user array.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-97597
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 42316-5000		REVISION LEVEL	SHEET 5

- c. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
- d. Interim and final electrical test parameters shall be as specified in table IIA herein.

4.2.2 Additional criteria for device classes Q and V.

- a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015 of MIL-STD-883.
- b. Interim and final electrical test parameters shall be as specified in table IIA herein.
- Additional screening for device class V beyond the requirements of device class Q shall be as specified in MIL-PRF-38535, appendix B.
- 4.3 Qualification inspection for device classes Q and V. Qualification inspection for device classes Q and V shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).
- 4.4 <u>Conformance inspection</u>. Technology conformance inspection for classes Q and V shall be in accordance with MIL-PRF-38535 including groups A, B, C, D, and E inspections and as specified herein except where option 2 of MIL-PRF-38535 permits alternate in-line control testing. Quality conformance inspection for device class M shall be in accordance with MIL-PRF-38535, appendix A and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

4.4.1 Group A inspection.

- a. Tests shall be as specified in table IIA herein.
- b. Subgroups 5 and 6 of table I of method 5005 of MIL-STD-883 shall be omitted.
- c. For device class M subgroups 7, 8A and 8B tests shall consist of verifying functionality of the device. These tests form a part of the vendors test tape and shall be maintained and available upon request. For device classes Q and V subgroups 7, 8A and 8B shall include verifying the functionality of the device; these tests shall have been fault graded in accordance with MIL-STD-883, test method 5012 (see 1.5 herein).
- d. O/V (latch-up) tests shall be measured only for initial qualification and after any design or process changes which may affect the performance of the device. For device class M procedures and circuits shall be maintained under document revision level control by the manufacturer and shall be made available to the preparing activity or acquiring activity upon request. For device classes Q and V, the procedures and circuits shall be under the control of the device manufacturer's technical review board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the preparing activity or acquiring activity upon request. Testing shall be on all pins, on 5 devices with zero failures. Latch-up test shall be considered destructive. Information contained in JEDEC Standard number 17 may be used for reference.
- e. Subgroup 4 (C_{IN} and C_{OUT} measurements) shall be measured only for initial qualification and after any process or design changes which may affect input or output capacitance. Capacitance shall be measured between the designated terminal and GND at a frequency of 1 MHz. Sample size is three devices with no failures, and all input and output terminals tested.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-97597
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 42316-5000		REVISION LEVEL	SHEET 6

TABLE I. Electrical performance characteristics.

Test	Symbol	Conditions 4.5 V < V _{CC} < 5.5 V	Group A Subgroups	Device type			Unit
		$4.5 \text{ V} \leq \text{V}_{CC} \leq 5.5 \text{ V}$ $-55^{\circ}\text{C} \leq \text{T}_{C} \leq +125^{\circ}\text{C}$ unless otherwise specified		,,,,,	Min	Max	
High Level output voltage	V _{ОН}	V _{CC} = 4.5 V, V _{IL} = 0.8V I _{OH} = -2.0 mA, V _{IH} = 2.0 V	1, 2, 3	All	2.4		٧
Low level output voltage	V _{OL}	V _{CC} = 4.5 V, I _{OL} = 12.0 mA V _{IL} = 0.8 V, V _{IH} = 2.0 V		All		0.5	٧
High level input voltage 1/	V _{IH}			All	2	7	٧
Low level input voltage 1/	V _{IL}			All	-0.5	0.8	٧
Input leakage current	lıx	V _{CC} = 5.5 V, V _{IN} = 0 V and 5.5 V		All	-10	+10	μΑ
Output leakage current	loz	V _{CC} = 5.5 V, V _{IN} = output disabled and 5.5 V		All	-50	+50	μΑ
Output short circuit current 2/ 3/	los	V _{CC} = 5.5 V, V _{OUT} = 0.5 V		All	-30	-160	mA
Power supply current 4/	lcc	V _{CC} = 5.5 V, I _{OUT} = 0 mA, V _{IN} = 0 V and 5.5 V f = 1.0 MHz		All		200	mA
Input bus hold low Sustained current	BHL	V _{CC} = 4.5 V, V _{IL} = 0.8 V		All	+75		μΑ
Input bus hold high Sustained current	Івнн	V _{CC} = 4.5 V, V _{IH} = 2.0 V		All	-75		μΑ
Input bus hold low sustained overdrive current	IBHLO	V _{CC} = 5.5 V		All		+500	μ A
Input bus hold high sustained overdrive current	Івнно	V _{CC} = 5.5 V		All		-500	μΑ
Input capacitance 2/	C ^{IN}	VIN = 5.0 V, f = 1 Mhz See 4.4.1e	4	All		15	pF
Output capacitance 2/	C _{OUT}		4	All	5	12	pF
Functional test		See 4.4.1c	7,8A,8B	All			

See footnotes at end of table.

STANDARD
MICROCIRCUIT DRAWING
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 42316-5000

SIZE
A

5962-97597

REVISION LEVEL
SHEET
7

TABLE I. Electrical performance characteristics. Test Symbol Conditions Group A Device Limits Unit $4.5 \text{ V} \leq \text{V}_{CC} \leq 5.5 \text{ V}$ $-55^{\circ}\text{C} \leq \text{T}_{C} \leq +125^{\circ}\text{C}$ unless otherwise specified Subgroups type Min Max See figures 3 and 4 (circuit A) Input to combinatorial ^tPD 9, 10, 11 01 20 ns output <u>5</u>/ 02 15 Input to output through ^tPDL 01 22 ns transparent input or output latch 5/ 6/ 02 18 Input to output through 01 24 ns ^tPDLL transparent input or output latches 5/6/ 02 19 Input to output enable <u>5</u>/ <u>6</u>/ See figures 3 and 4 01 24 ns ^tEA (circuit B) 02 19 Input to output disable <u>5</u>/ <u>6</u>/ 01 24 ns t_{ER} 02 19 Clock or Latch enable See figures 3 and 4 01 5 ns ₩H input High time 2/ 5/ (circuit A) 02 4 Clock or latch enable 01 5 ns ₩L input low time 2/ 5/ 02 4 Input register or latch t_{IS} 01 4 ns set-up time 5/ 02 3 Input register or latch tιΗ 01 4 ns hold time 5/ 02 3 Input register clock or 01 ns tICO latch enable to combinatorial output 02 19 <u>5</u>/

See footnotes at end of table.

STANDARD
MICROCIRCUIT DRAWING
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 42316-5000

SIZE
A

5962-97597

REVISION LEVEL
SHEET
8

	-	TABLE I. Electrical performance of	characteristics				
Test	Symbol	Conditions	Group A Subgroups	Device type	e Limits		Unit
		$4.5 \text{ V} \le \text{V}_{\text{CC}} \le 5.5 \text{ V}$ $-55^{\text{O}}\text{C} \le \text{T}_{\text{C}} \le +125^{\text{O}}\text{C}$ unless otherwise specified	l casgroups	3,50	Min	Max	
Input register clock or latch enable to output	^t ICOL	See figures 3 and 4 (circuit A)	9, 10, 11	01		26	ns
through transparent output latch 5/ 6/		(02		21	

hold time 5/

Set-up time from input to clock or latch enable 5/

Clock or latch enable to

Register or latch data

Output clock or latch

memory array)

enable to output delay

output 5/

Set-up time from input through transparent latch to output register clock or latch enable 5/6/

^tco

^tH

t_{CO2}

^tHL

(through memory array)
5/ 6/

Output clock or latch enable to output clock or latch enable (through

5/ 6/
Hold time for input
through transparent latch
from output register clock
or latch enable

See footnotes at end of table.

STANDARD
MICROCIRCUIT DRAWING
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 42316-5000

SIZE A		5962-97597
	REVISION LEVEL	SHEET 9

01

02

ΑII

01

02

01

02

01

02

01

02

Αli

10

8

24

19

0

10

8

20

15

15

12

0

ns

ns

ns

ns

ns

ns

ns

TABLE I. Electrical performance characteristics							
Test	Symbol	Conditions Group A 4.5 V ≤ V _{CC} ≤ 5.5 V Subgroups		Device type	Lin	nits	Unit
		4.5 V ≤ V_{CC} ≤ 5.5 V -55°C ≤ T_{C} ≤ +125°C unless otherwise specified	type	Min	Max		
Maximum frequency with internal feedback in output register mode	^f MAX1	See figures 3 and 4 (circuit A)	9, 10, 11	01	66		MHz
(least of 1/t _{SCS} , 1/(t _S + 1/t _H), or 1/t _{CO}) 2/ <u>5</u> /				02	83		
Maximum frequency data path in output register/latched mode	^f MAX2			01	100		
(lesser of 1/(t _{WL} + t _{WH}), 1/(t _S + t _H), or 1/t _{CO}) 2/ <u>5</u> /				02	125		
Maximum frequency with external feedback (lesser	f _{MAX3}			01	50		
of 1/(t _{CO} + t _S),or 1/(t _{WL} + t _{WH}) 2/5/				02	62.5		
Maximum frequency in pipelined mode (least of	^f MAX4			01	66.6		
$\frac{1}{(t_{CO} + t_{ S})}, \frac{1}{(t_{ S})}, \frac{1}{(t_{ S})}$ $\frac{1}{(t_{WL} + t_{WH})}, \frac{1}{(t_{ S} + t_{ H})}, \text{ or } \frac{1}{(t_{ S})}$				02	83.3		
Output data stable from output clock minus input register hold time for device 2/5/7/	^t OH ^{-t} IH			Ali	0		ns
Input register clock to output register clock	t _{ICS}			01	15		ns
6/				02	12		
Asynchronous preset width 2/5/6/	t _{PW}			01	20 15		ns
Asynchronous preset	t _{PR}			01	22		ns
recovery time <u>2</u> / <u>5</u> / <u>6</u> /	110			02	17		
Asynchronous preset to output 5/6/	t _{PO}			01		26	ns
		L	<u> </u>	02		21	

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-97597
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 42316-5000		REVISION LEVEL	SHEET 10

TABLE I. Electrical performance characteristics.

Test	Symbol Conditions Group A 4.5 V ≤ V _{CC} ≤ 5.5 V Subgroups		Device type		nits	Unit	
		$4.5 \text{ V} \le \text{V}_{CC} \le 5.5 \text{ V}$ $-55^{\circ}\text{C} \le \text{T}_{C} \le +125^{\circ}\text{C}$ unless otherwise specified		JP -	Min	Max	
Asynchronous reset width	t _{RW}	See figures 3 and 4	9, 10, 11	01	20		ns
5/ 6/		(circuit A)		02	15		
Asynchronous reset	^t RR			01	22		ns
recovery time 5/6/				02	17		
Asynchronous reset to	t _{RO}			01		26	ns
output <u>5</u> / <u>6</u> /				02		21	
Top controller frequency	f _{TAP}			All	500		KHz

- 1/ These are absolute values with respect to device ground, and all overshoots due to system or tester noise are included.
- 2/ Tested initially and after any design or process changes that affect this parameter.
- 3/ Not more than one output should be tested at a time. Duration of the short circuit should not exceed 1 second. V_{OUT} = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.
- 4/ Measured with 16-bit counter programmed into each logic block.
- 5/ All AC parameters are measured with 16 outputs switching.
- 6/ May not be tested but shall be guaranteed to the limits specified in table I.
- 7/ This specification is intended to guarantee interface compatibility with the other members of the device family, contact manufacturer for additional information.
- 4.4.2 Group C inspection. The group C inspection end-point electrical parameters shall be as specified in table IIA herein.
- 4.4.2.1 Additional criteria for device class M. Steady-state life test conditions, method 1005 of MIL-STD-883:
 - a. Test condition D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005.
 - b. $T_A = +125$ °C, minimum.
 - c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.
- 4.4.2.2 Additional criteria for device classes Q and V. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-97597
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 42316-5000		REVISION LEVEL	SHEET 11

4.4.3	Broup D inspection.	The group Di	inspection end-	point electrical i	parameters shall be	as specified in table IIA herein.
-------	---------------------	--------------	-----------------	--------------------	---------------------	-----------------------------------

- 4.4.4 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein).
 - a. End-point electrical parameters shall be as specified in table IIA herein.
 - b. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RHA level being tested. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535, appendix A for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at T_A = +25°C ±5°C, after exposure, to the subgroups specified in table IIA herein.
 - c. When specified in the purchase order or contract, a copy of the RHA delta limits shall be supplied.
- 4.5 <u>Delta measurements for device class V.</u> Delta measurements, as specified in table IIA, shall be made and recorded before and after the required bum-in screens and steady-state life tests to determine delta compliance. The electrical parameters to be measured, with associated delta limits are listed in table IIB. The device manufacturer may, at his option, either perform delta measurements or within 24 hours after life test perform final electrical parameter tests, subgroups 1, 7, and 9.
- 4.6 <u>Erasure procedures</u>. Erasure procedures shall be as specified by the device manufacturer and shall be made available upon request.
- 4.7 <u>Programming procedures</u>. The programming procedures shall be as specified by the device manufacturer and shall be made available upon request.

STANDARD					
MICROCIRCUIT DRAWING					
MICROCIRCUIT DRAWING					
DEFENSE SUPPLY CENTER COLUMBUS					
COLUMBUS, OHIO 42316-5000					

SIZE A		5962-97597
	REVISION LEVEL	SHEET 12

Case outline X

Device type	All	Device type	All
Terminal number	Terminal symbol	Terminal number	Terminal symbol
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22	GND I/O I/O I/O I/O I/O I/O I/O I/O ISREN GND CLK/I I/O I/O I/O I/O I/O I/O I/O I/O I/O I	23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 40 41 42 43 44	GND I/O I/O I/O I/O I/O/SDO I/O I/O I/O I/O I/O I/O I/O I/O I/O I/

FIGURE 1. Terminal connections.

STANDARD
MICROCIRCUIT DRAWING
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 42316-5000

SIZE
A

5962-97597


REVISION LEVEL
SHEET
13

Truth table					
Input pins		Output pins			
I/CLK I		1/0			
Х	Х	Z			

NOTES:

- 1. X = Don't care
- 2. Z = High imedance

FIGURE 2. <u>Truth table (unprogrammed)</u>.



NOTE: INCLUDING SCOPE AND JIG (MINIMUM VALUES).

FIGURE 3. Output load circuits and test conditions.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-97597
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 42316-5000		REVISION LEVEL	SHEET 14

Test Waveforms

PARAMETER	٧x	OUTPUT WAVEFORM - MEASUREMENT LEVEL
±€R1-1	1.5 V	V _{OH} 0.5 V V _X
tER (+)	2.6 V	V _{0L}
tEA(+)	1.5 V	V _X
tEA1-1	V _{thc}	V _X 0.5 V V _{OL}

Input pulses




FIGURE 3. Output load circuits and test conditions - Continued.


STANDARD
MICROCIRCUIT DRAWING
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 42316-5000


SIZE


A

5962-97597

REVISION LEVEL
SHEET
15










TABLE IIA. Electrical test requirements. 1/2/3/4/5/6/7/

Line no.	Test requirements	Subgroups (in accordance with MIL-STD-883, TM 5005, table I)	(in accord	Subgroups (in accordance with MIL-PRF-38535, table III)	
		Device class M	Device class Q	Device class V	
1	Interim electrical parameters (see 4.2)			1, 7, 9 or 2, 8A, 10	
2	Static burn-in (method 1015)	Not required	Not required	Required	
3	Same as line 1			1*, 7* △	
4	Dynamic burn-in (method 1015)	Required	Required	Required	
5	Final electrical parameters (see 4.2)	1*, 2, 3, 7*, 8A, 8B, 9, 10, 11	1*, 2, 3, 7*, 8A, 8B, 9, 10, 11	1*, 2, 3, 7*, 8A, 8B, 9, 10, 11	
6	Group A test requirements (see 4.4)	1, 2, 3, 4**, 7, 8A, 8B, 9, 10, 11	1, 2, 3, 4**, 7, 8A, 8B, 9, 10, 11	1, 2, 3, 4**, 7, 8A, 8B, 9, 10, 11	
7	Group C end-point electrical parameters (see 4.4)	2, 3, 7, 8A, 8B	2, 3, 7, 8A, 8B	1, 2, 3, 7, 8A, 8B, 9, 10, 11 Δ	
8	Group D end-point electrical parameters (see 4.4)	2, 3, 8A, 8B	2, 3, 8A, 8B	2, 3, 8A, 8B	
9	Group E end-point electrical parameters (see 4.4)	1, 7, 9	1, 7, 9	1, 7, 9	

Blank spaces indicate tests are not applicable.
Any or all subgroups may be combined when using high-speed testers.
Subgroups 7 and 8 functional tests shall verify the truth table.
* indicates PDA applies to subgroup 1 and 7.

*** see 4.4.1e.

6 \(\Delta \) indicates delta limit (see table IIB) shall be required where specified, and the delta values shall be computed with reference to the previous interim electrical parameters (see line 1).

7 See 4.4.1d.

TABLE IIB. Delta limits at +25°C.

* Parameter 1/	* Device types	*
*	* All	*
* 107	* ± 10% of the specified * value in table l	*
* 02	* value in table l	*
*	*	*
* 12	* ± 10% of the specified	*
* 17	* ± 10% of the specified * value in table I	*
*	*	4

1/ The above parameter shall be recorded before and after the required burn-in and life tests to determine the delta Δ .

STANDARD MICROCIRCUIT DRAWING **DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 42316-5000**

SIZE A		5962-97597
	REVISION LEVEL	SHEET 20

5. PACKAGING

5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

6. NOTES

- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.1.1 Replaceability. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
 - 6.1.2 Substitutability. Device class Q devices will replace device class M devices.
- 6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-973 using DD Form 1692, Engineering Change Proposal.
- 6.3 <u>Record of users</u>. Military and industrial users should inform Defense Supply Center Columbus when a system application requires configuration control and which SMD's are applicable to that system. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0525.
- 6.4 <u>Comments</u>. Comments on this drawing should be directed to DSCC-VA, Columbus, Ohio 43126-5000, or telephone (614) 692-0674.
- 6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and MIL-HDBK-1331.
 - 6.6 Sources of supply.
- 6.6.1 Sources of supply for device classes Q and V. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DSCC-VA and have agreed to this drawing.
- 6.6.2 Approved sources of supply for device class M. Approved sources of supply for class M are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DSCC-VA.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-97597
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 42316-5000		REVISION LEVEL	SHEET 21

STANDARD MICROCIRCUIT DRAWING SOURCE APPROVAL BULLETIN

DATE: 97 - 06 - 27

Approved sources of supply for SMD 5962-97597 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535.

Standard microcircuit drawing PIN <u>1</u> /	Vendor CAGE number	Vendor similar PIN <u>2</u> /
5962-9759701QXA	65786	CY7C372i-66YMB
5962-9759702QXA	65786	CY7C372i-83YMB

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. The device manufacturers listed herein are authorized to supply alternate lead finishes "A", "B", or "C" at their discretion. Contact the listed approved source of supply for further information.
- <u>2</u>/ <u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE number

Vendor name and address

65786

Cypress Semiconductor 3901 North First Street San Jose, CA 95134

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in this information bulletin.