
									REVISI	IONS										
LTR	DESCRIPTION										DA	TE (Y	R-MO-[DA)		APPF	OVED			
REV																				
SHEET																				
REV																				
SHEET	15																			
REV STATUS				REV	′															
OF SHEETS				SHE	ET		1	2	3	4	5	6	7	8	9	10	11	12	13	14
PMIC N/A				PRE	PARE	BY														
	Joseph A. Kerby			DEFENSE SUPPLY CENTER COLUMBUS																
STAN	NDAF	ARD CHECKED BY COLUMBUS, OHIO 43216-5000																		
MICRO			•	OHL	Ch	arles F	. Saffle	, Jr.												
DRA	WIN	G																		
THIS DRAWIN	IG IS A	VAILA	BLE	APP	ROVE					MICROCIRCUIT, DIGITAL, CMOS,10-BIT BUS-										
FOR USE BY ALL DEPARTMENTS				M	onica L	. Poelk	ing		EXC	HAN	GE S	WITC	H WI	TH TH	IREE	-STA	ΓΕ ΟΙ	JTPUT	s	
AND AGENCIES OF THE												SILIC		IL C	AAMC	IIBL	EINP	015,		
DEPARTMENT OF DEFENSE						5-25	DATE													
AMSC N/A R				REV	ISION	LEVEL				I	ZE N		GE CC			5	962-	9950)6	
										SHE	\		6726	<u> </u>						
										375	_ '		1	OF	15					

1. SCOPE

- 1.1 <u>Scope</u>. This drawing documents two product assurance class levels consisting of high reliability (device classes Q and M) and space application (device class V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN.
 - 1.2 PIN. The PIN is as shown in the following example:



- 1.2.1 <u>RHA designator</u>. Device classes Q and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. Device class M RHA marked devices meet the MIL-PRF-38535, appendix A specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.
 - 1.2.2 <u>Device type(s)</u>. The device type(s) identify the circuit function as follows:

Device type	Generic number	Circuit function
01	54LVX3383	10-bit bus-exchange switch with three-state outputs and level shifting, TTL compatible inputs

1.2.3 <u>Device class designator</u>. The device class designator is a single letter identifying the product assurance level as follows:

Device class

M

Vendor self-certification to the requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A

Certification and qualification to MIL-PRF-38535

1.2.4 <u>Case outline(s)</u>. The case outline(s) are as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	<u>Terminals</u>	<u>Package style</u>	
K	GDFP2-F24 or CDFP3-F24	24	Flat package	
L	GDIP3-T24 or CDIP4-T24	24	Dual-in-line	
3	CQCC1-N28	28	Square leadless chip carrier 1	/

1.2.5 <u>Lead finish</u>. The lead finish is as specified in MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

1/ This package is not available from an approved source of supply as of the date of this drawing.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-99506
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 2

Q or V

1.3 Absolute maximum ratings. 1/2/3/

1.4 Recommended operating conditions. 2/3/5/

Supply voltage range (V _{CC})	+4.5 V dc to +5.5 V dc
Input voltage range (V _{IN})	0.0 V dc to V _{CC}
Minimum high level control input voltage (V _{IH})	+2.0 V dc
Maximum low level control input voltage (V _{IL})	+0.8 V dc
Case operating temperature range (T _C)	-55°C to +125°C
Control input rise or fall times (Δt/ΔV)	0 to 8 ns/V

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-99506
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 3

Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability. Maximum junction temperature shall not be exceeded except for allowable short duration burn-in screening conditions in accordance with method 5004 of MIL-STD-883.

^{2/} Unless otherwise noted, all voltages are referenced to GND.

The limits for the parameters specified herein shall apply over the full specified V_{CC} range and case temperature range of -55°C to +125°C.

^{4/} The input and output negative-voltage ratings may be exceeded provided that the input and output clamp-current ratings are observed.

^{5/} Unused pins must be held high or low. They may not float.

2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those listed in the issue of the Department of Defense Index of Specifications and Standards (DoDISS) and supplement thereto, cited in the solicitation.

SPECIFICATION

DEPARTMENT OF DEFENSE

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

STANDARDS

DEPARTMENT OF DEFENSE

MIL-STD-883 - Test Methods and Procedures for Microelectronics.

MIL-STD-973 - Configuration Management. MIL-STD-1835 - Microcircuit Case Outlines.

HANDBOOKS

DEPARTMENT OF DEFENSE

MIL-HDBK-103 - List of Standard Microcircuit Drawings (SMD's).

MIL-HDBK-780 - Standard Microcircuit Drawings.

(Unless otherwise indicated, copies of the specification, standards, and handbooks are available from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

- 3.1 <u>Item requirements</u>. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for device class M shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein.
- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and V or MIL-PRF-38535, appendix A and herein for device class M.
 - 3.2.1 Case outlines. The case outlines shall be in accordance with 1.2.4 herein.
 - 3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 1.
 - 3.2.3 Truth table. The truth table shall be as specified on figure 2.
 - 3.2.4 Logic diagram. The logic diagram shall be as specified on figure 3.
 - 3.2.5 Switching waveforms and test circuit. The switching waveforms and test circuit shall be as specified on figure 4.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-99506
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 4

- 3.2.6 Radiation exposure circuit. The radiation exposure circuit shall be as specified when available.
- 3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full case operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are defined in table I.
- 3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked as listed in MIL-HDBK-103. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535. Marking for device class M shall be in accordance with MIL-PRF-38535, appendix A.
- 3.5.1 <u>Certification/compliance mark</u>. The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-PRF-38535. The compliance mark for device class M shall be a "C" as required in MIL-PRF-38535, appendix A.
- 3.6 <u>Certificate of compliance</u>. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6.2 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and herein or for device class M, the requirements of MIL-PRF-38535, appendix A and herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 or for device class M in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 <u>Notification of change for device class M.</u> For device class M, notification to DSCC-VA of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change as defined in MIL-STD-973.
- 3.9 <u>Verification and review for device class M.</u> For device class M, DSCC, DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
- 3.10 Microcircuit group assignment for device class M. Device class M devices covered by this drawing shall be in microcircuit group number 39 (see MIL-PRF-38535, appendix A).

STANDARD
MICROCIRCUIT DRAWING
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 43216-5000

SIZE
A

5962-99506

REVISION LEVEL
5

Test and MIL-STD-883 test method <u>1</u> /	Symbol	Test conditions $\underline{2}/$ -55°C \leq T _C \leq +125°C +4.5 V \leq V _{CC} \leq +5.5 V	V _{CC}	Group A subgroups	Lim	its <u>3</u> /	Unit
test method <u>h</u>		unless otherwise specified			Min	Max	
Negative input clamp voltage 3022	V _{IC} -	For input under test, I _{IN} = -18 mA	4.5 V	1, 2, 3		-1.2	٧
Input current high 3010	I _{IH}	For input under test, V _{IN} = 5.5 V	5.5 V	1, 2, 3		+1.0	μΑ
Input current low 3009	IIL	For input under test, V _{IN} = GND	5.5 V	1, 2, 3		-1.0	μA
Quiescent supply current 3005	lcc	For all inputs, $V_{IN} = V_{CC}$ or GND $I_{OUT} = 0.0 \text{ A}$	5.5 V	1, 2, 3		10.0	μА
Quiescent supply current delta, TTL input levels 3005	ΔI _{CC} 4/	Control pins For input under test, $V_{\text{IN}} = V_{\text{CC}} - 2.1 \text{ V}$ For all other inputs, $V_{\text{IN}} = V_{\text{CC}}$ or GND	5.5 V	1, 2, 3		2.5	mA
Three-state output leakage current high 3021	I _{OZH}	V _{OUT} = 5.5 V BE = V _{IH}	5.5 V	1, 2, 3		10.0	μА
Three-state output leakage current low 3020	l _{ozl}	V _{QUT} = 0.0 V BE = V _{IH}	5.5 V	1, 2, 3		-10.0	μΑ
Off-state leakage current	loff	For input or output under test, V _{IN} or V _{OUT} = 5.5 V All other inputs or outputs at 0.0 V	0.0 V	1, 2, 3		10.0	μΑ
On-state resistance	r _{ON}	V _{IN} = 0.0 V, I _{IN} = 30 mA	4.5 V	1, 3		7.0	Ω
	<u>6</u> /			2		10.0	
		V _{IN} = 2.4 V, I _{IN} = 15 mA]	1, 3		15.0	
				2		20.0	

See footnotes at end of table.

STANDARD
MICROCIRCUIT DRAWING
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 43216-5000

SIZE A		5962-99506
	REVISION LEVEL	SHEET 6

	TABLE	I. Electrical performance characteristic	<u>s</u> - Continu	ied.			
Test and MIL-STD-883 test method <u>1</u> /	Symbol	Test conditions $\underline{2}/$ -55°C \leq T _C \leq +125°C +4.5 V \leq V _{CC} \leq +5.5 V	Vcc	Group A subgroups	Limi	ts <u>3</u> /	Unit
		unless otherwise specified			Min	Max	
Input capacitance 3012	C _{IN}	Control pins $T_A = +25$ °C, See 4.4.1c	GND	4		12.0	рF
I/O port off-state capacitance 3012	C _{I/O} <u>5</u> /	T _A = +25°C, See 4.4.1c BE = V _{CC}	5.0 V	4		20.0	рF
Functional test 3014	7/	$V_{\text{IN}} = V_{\text{IH}} \text{ or } V_{\text{IL}}$ Verify output V_{O} See 4.4.1b	4.5 V and 5.5 V	7, 8	٦	Н	
Propagation delay time An or Bn to Cn or Dn 3003	t _{PLH1} , t _{PHL1} <u>8</u> /	C_L = 50 pF minimum R_L = 500 Ω See figure 4	4.5 V and 5.5 V	9, 10, 11		0.25	ns
Propagation delay time BX to An, Bn, Cn, or Dn 3003	t _{PLH2} , t _{PHL2} <u>9</u> /	C_L = 50 pF minimum R_L = 500 Ω See figure 4	4.5 V and 5.5 V	9, 10, 11	1.5	7.0	ns
Propagation delay time, output enable, BE to An, Bn, Cn, or Dn 3003	t _{PZL} , t _{PZH}	C_L = 50 pF minimum R_L = 500 Ω See figure 4	4.5 V and 5.5 V	9, 10, 11	1.5	7.0	ns
Propagation delay time, output disable, BE to An, Bn, Cn,	t _{PLZ} , t _{PHZ}	C_L = 50 pF minimum R_L = 500 Ω See figure 4	4.5 V and 5.5 V	9, 10, 11	1.5	7.0	ns

See footnotes at end of table.

or Dn 3003

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-99506
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 7

TABLE I. Electrical performance characteristics - Continued.

- 1/ For tests not listed in the referenced MIL-STD-883, utilize the general test procedure of 883 under the conditions listed herein.
- Each input/output, as applicable, shall be tested at the specified temperature, for the specified limits, to the tests in table I herein. Output terminals not designated shall be high level logic, low level logic, or open, except for the I_{CC} and ΔI_{CC} test, where the output terminals shall be open. When performing the I_{CC} and ΔI_{CC} tests, the current meter shall be placed in the circuit such that all current flows through the meter. The values to be used for V_{IH} and V_{IL} shall be the V_{IH} minimum and V_{IL} maximum values listed in section 1.4 herein.
- 3/ For negative and positive voltage and current values, the sign designates the potential difference in reference to GND and the direction of current flow, respectively; and the absolute value of the magnitude, not the sign, is relative to the minimum and maximum limits, as applicable, listed herein.
- This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V_{CC} . This test may be performed either one input at a time (preferred method) or with all input pins simultaneously at $V_{IN} = V_{CC} 2.1$ V (alternate method). When the test is performed using the alternate test method, the maximum limit is equal to the number of inputs at a high TTL input level times 2.5 mA, and the preferred method and limits are guaranteed.
- 5/ Three-state output conditions are required.
- 6/ This parameter is measured by the voltage drop between the input terminal and the output terminal at the indicated current through the switch. On-state resistance is determined by the lower of the voltages of the two terminals.
- Tests shall be performed in sequence, attributes data only. Functional tests shall include the truth table and other logic patterns used for fault detection. The test vectors used to verify the truth table shall, at a minimum, test all functions of each input and output. All possible input to output logic patterns per function shall be guaranteed, if not tested, to the truth table in figure 2 herein. Functional tests shall be performed in sequence as approved by the qualifying activity on qualified devices. Allowable tolerances per MIL-STD-883 may be incorporated. For outputs, $L \le V_{|L|} \max$, $H \ge V_{|H|} \min$, where $V_{|L|} \max$ and $V_{|H|} \min$ are listed in section 1.4 herein.
- 8/ This parameter is guaranteed by design, but not tested. This propagation delay is based on the RC time constant of the typical on-state resistance of the switch and a load capacitance of 50 pF.
- 9/ For propagation delay tests, all paths must be tested.

STANDARD
MICROCIRCUIT DRAWING
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 43216-5000

SIZE
A

SP62-99506

REVISION LEVEL
SHEET
8

Device type	0	1
Case outlines	K and L	3
Terminal number	Terminal symbol	Terminal symbol
1	BE	NC
2	C0	BE
3	A0	C0
4	B0	A0
5	D0	ВО
6	C1	D0
7	A1	C1
8	B1	NC
9	D1	A1
10	C2	B1
11	A2	D1
12	GND	C2
13	BX	A2
14	B2	GND
15	D2	NC
16	C3	BX
17	А3	B2
18	В3	D2
19	D3	C3
20	C4	А3
21	A4	В3
22	B4	NC
23	D4	D3
24	V _{CC}	C4
25		A4
26		B4
27		D4
28		V_{CC}

Pin description				
Terminal symbol Description				
An, Bn (n = 0 to 4) Data inputs/outputs, A and				
Cn, Dn (n = 0 to 4)	Data inputs/outputs, C and D ports			
BE	Bus switch enable input (active low)			
BX	Bus exchange input			

FIGURE 1. <u>Terminal connections</u>.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-99506
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 9

Inputs		Input / Output		
	BX	An	Bn	Function
Н	X	Z	Z	Disconnect
L	L	Cn	Dn	Connect
L	н	Dn	Cn	Exchange

H = High voltage level
L = Low voltage level
Z = High impedance state
n = 0 to 4

FIGURE 2. Truth table.





FIGURE 3. Logic diagram.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-99506
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 10



NOTES:

- When measuring t_{PLZ} and t_{PZL} : $V_{TEST} = 7.0 \text{ V}$.
- When measuring t_{PHZ} , t_{PZH} , t_{PZH} and t_{PHL} : $V_{TEST} = open$ The t_{PZL} and t_{PLZ} reference waveform is for the output under test with internal conditions such that the output is at V_{OL} except when disabled by the output enable control. The t_{PZH} and t_{PHZ} reference waveform is for the output under test with 2. internal conditions such that the output is at V_{OH} except when disabled by the output enable control.
- C_L 50 pF (includes test jig and probe capacitance). $R_T=50\Omega$ or equivalent.
- 5.
- 6. 7. $R_L = 500\Omega$ or equivalent.
- Input signal from pulse generator: $V_{IN} = 0.0 \text{ V}$ to 3.0 V; PRR \leq 10 MHz; $t_r = 2.5 \text{ ns}$; $t_$
- 8.
- 9. The outputs are measured one at a time with one transition per measurement.

FIGURE 4. Switching waveforms and test circuit.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-99506
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 11

4. QUALITY ASSURANCE PROVISIONS

- 4.1 <u>Sampling and inspection</u>. For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. For device class M, sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.
- 4.2 <u>Screening</u>. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection.
 - 4.2.1 Additional criteria for device class M.
 - a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
 - (2) $T_A = +125^{\circ}C$, minimum.
 - b. Interim and final electrical test parameters shall be as specified in table II herein.
 - 4.2.2 Additional criteria for device classes Q and V.
 - a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015 of MIL-STD-883.
 - b. Interim and final electrical test parameters shall be as specified in table II herein.
 - c. Additional screening for device class V beyond the requirements of device class Q shall be as specified in MIL-PRF-38535, appendix B.
- 4.3 <u>Qualification inspection for device classes Q and V.</u> Qualification inspection for device classes Q and V shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).
- 4.3.1 <u>Electrostatic discharge sensitivity qualification inspection</u>. Electrostatic discharge sensitivity (ESDS) testing shall be performed in accordance with MIL-STD-883, method 3015. ESDS testing shall be measured only for initial qualification and after process or design changes which may affect ESDS classification.
- 4.4 <u>Conformance inspection</u>. Technology conformance inspection for classes Q and V shall be in accordance with MIL-PRF-38535 including groups A, B, C, D, and E inspections and as specified herein except where option 2 of MIL-PRF-38535 permits alternate in-line control testing. Quality conformance inspection for device class M shall be in accordance with MIL-PRF-38535, appendix A and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-99506
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 12

TABLE II. Electrical test requirements.

Test requirements	Subgroups (in accordance with MIL-STD-883, method 5005, table I)	Subgroups (in accordance with MIL-PRF-38535, table III)	
	Device class M	Device class Q	Device class V
Interim electrical parameters (see 4.2)			1
Final electrical parameters (see 4.2)	<u>1</u> / 1, 2, 3, 7, 8, 9, 10, 11	<u>1</u> / 1, 2, 3, 7, 8, 9, 10, 11	<u>2</u> / 1, 2, 3, 7, 8, 9, 10, 11
Group A test requirements (see 4.4)	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11
Group C end-point electrical parameters (see 4.4)	1, 2, 3	1, 2, 3	1, 2, 3, 7,8, 9, 10, 11
Group D end-point electrical parameters (see 4.4)	1, 2, 3	1, 2, 3	1, 2, 3
Group E end-point electrical parameters (see 4.4)	1, 7, 9	1, 7, 9	1, 7, 9

^{1/} PDA applies to subgroup 1.

4.4.1 Group A inspection.

- a. Tests shall be as specified in table II herein.
- b. For device class M, subgroups 7 and 8 tests shall be sufficient to verify the truth table in figure 2 herein. The test vectors used to verify the truth table shall, at a minimum, test all functions of each input and output. All possible input to output logic patterns per function shall be guaranteed, if not tested, to the truth table in figure 2, herein. For device classes Q and V, subgroups 7 and 8 shall include verifying the functionality of the device; these tests shall have been fault graded in accordance with MIL-STD-883, test method 5012.
- c. C_{IN} and $C_{\text{I/O}}$ shall be measured only for initial qualification and after process or design changes which may affect capacitance. C_{IN} shall be measured between the designated terminal and GND at a frequency of 1 MHz. This test may be performed at 10 MHz and guaranteed, if not tested, at 1 MHz. $C_{\text{I/O}}$ shall be tested in accordance with the latest revision of JEDEC Standard No. 20 and table I herein. For C_{IN} and $C_{\text{I/O}}$, test all applicable pins on five devices with zero failures.

For C_{IN} a device manufacturer may qualify devices by functional groups. A specific functional group shall be composed of function types, that by design, will yield the same capacitance values when tested in accordance with table I, herein. The device manufacturer shall set a function group limit for the C_{IN} test. The device manufacturer may then test one device functional group, to the limits and conditions specified herein. All other device functions in that particular functional group shall be guaranteed, if not tested, to the limits and test conditions specified in table I, herein. The device manufacturers shall submit to DSCC-VA the device functions listed in each functional group and the test results for each device tested.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-99506
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 13

^{2/} PDA applies to subgroups 1 and 7.

- 4.4.2 Group C inspection. The group C inspection end-point electrical parameters shall be as specified in table II herein.
- 4.4.2.1 Additional criteria for device class M. Steady-state life test conditions, method 1005 of MIL-STD-883:
 - a. Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.
 - b. $T_A = +125$ °C, minimum.
 - c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.
- 4.4.2.2 Additional criteria for device classes Q and V. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.
 - 4.4.3 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table II herein.
- 4.4.4 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein).
 - a. End-point electrical parameters shall be as specified in table II herein.
 - b. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RHA level being tested. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535, appendix A for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at T_A = +25°C ±5°C, after exposure, to the subgroups specified in table II herein.
 - c. When specified in the purchase order or contract, a copy of the RHA delta limits shall be supplied.
 - 4.5 Methods of inspection. Methods of inspection shall be specified as follows:
- 4.5.1 <u>Voltage and current</u>. Unless otherwise specified, all voltages given are referenced to the microcircuit GND terminal. Currents given are conventional current and positive when flowing into the referenced terminal.

5. PACKAGING

5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

6. NOTES

- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
 - 6.1.2 Substitutability. Device class Q devices will replace device class M devices.
- 6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-973 using DD Form 1692, Engineering Change Proposal.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-99506
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 14

- 6.3 <u>Record of users</u>. Military and industrial users should inform Defense Supply Center Columbus when a system application requires configuration control and which SMD's are applicable to that system. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0525.
- 6.4 <u>Comments</u>. Comments on this drawing should be directed to DSCC-VA , Columbus, Ohio 43216-5000, or telephone (614) 692-0674.
- 6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and MIL-HDBK-1331.
 - 6.6 Sources of supply.
- 6.6.1 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DSCC-VA and have agreed to this drawing.
- 6.6.2 Approved sources of supply for device class M. Approved sources of supply for class M are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DSCC-VA.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000	SIZE A		5962-99506
		REVISION LEVEL	SHEET 15

STANDARD MICROCIRCUIT DRAWING SOURCE APPROVAL BULLETIN

DATE: 99-05-25

Approved sources of supply for SMD 5962-99506 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535.

Standard microcircuit drawing PIN <u>1</u> /	Vendor CAGE number	Vendor similar PIN <u>2</u> /
5962-9950601QKA	27014	54LVX3383W-QML
5962-9950601QLA	27014	54LVX3383J-QML
5962-9950601Q3A	<u>3</u> /	

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the Vendor to determine its availability.
- 2/ <u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.
- 3/ Not available from an approved source of supply as of the date of this drawing.

Vendor CAGE number Vendor name and address

27014

National Semiconductor 2900 Semiconductor Drive P. O. Box 58090 Santa Clara, CA 95052-8090 Point of contact: 5 Foden Avenue

South Portland, ME 04106

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.