								F	REVIS	IONS										
LTR						DESC	RIPTIC	N					DA	TE (Y	R-MO	-DA)		APPR	OVED	
1																				
•													•				•			
																				ı
																				٠
REV																				
SHEET																				
REV																				
SHEET																				
REV STATUS	3			REV	/															
OF SHEETS			-	SHE	ET		1	2	3	4	5	6	7	8	9	10	11	12	13	
PMIC N/A					PARED							EEEN		-CTP	NUCC					
CT A B	D 4			La	arry T.	Jaudi	<del></del>				וט	-reiva				SUP 0 45		CIN I E	ĸ	
STANDARD MICROCIRCUIT			т		CKED anh V		an													
DRA			•	111	aini v	. reguy	CII			l <u>.</u>				. <b>.</b>						
THIS DRAWING IS AVAILABLE				ROVE											ADIAT JPLE				D,	
FOR USE BY ALL		IVIC	onica L	roel	king					ONO					· ••					
DEPARTMENTS AND AGENCIES OF THE		DRA	WING		OVAL	DATE														
DEPARTMEN'	TOFI	DEFEN	ISE			96-0	6-12			SIZE		CAG	E COD	E		EΩ	20	00	- 4 ^	
AMSC N	/A			REVI	SION	LEVEL				F	1	6	726	88		590	oZ-:	ઝઇ	18	
										SHE	ΞT	1		OF		13				


DESC FORM 193 JUL 94

<u>DISTRIBUTION STATEMENT A</u>. Approved for public release; distribution is unlimited.

5962-E255-96

	-	_		_	
1	S	С	റ	P	F

- 1.1 <u>Scope</u>. This drawing documents two product assurance class levels consisting of high reliability (device classes Q and M) and space application (device class V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN.
  - 1.2 PIN. The PIN is as shown in the following example:



- 1.2.1 <u>RHA designator</u>. Device classes Q and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. Device class M RHA marked devices meet the MIL-PRF-38535, appendix A specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.
  - 1.2.2 <u>Device type(s)</u>. The device type(s) identify the circuit function as follows:

Device type	<u>Generic number</u>	<u>Circuit function</u>
01	54ACS08	Radiation hardened, quadruple 2-input

1.2.3 <u>Device class designator</u>. The device class designator is a single letter identifying the product assurance level as follows:

Device class

## Device requirements documentation

М

Vendor self-certification to the requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A

Q or V

Certification and qualification to MIL-PRF-38535

1.2.4 <u>Case outline(s)</u>. The case outline(s) are as designated in MIL-STD-1835 and as follows:

<u>Outline letter</u>	<u>Descriptive designator</u>	<u> Terminals</u>	<u>Package style</u>
С	GDIP1-T14 or CDIP2-T14	14	Dual-in-line package
X	CDFP3-F14	14	Flat pakage

1.2.5 <u>Lead finish</u>. The lead finish is as specified in MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

STANDARD
MICROCIRCUIT DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE <b>A</b>		5962-96518
	REVISION LEVEL	SHEET 2

DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 3
STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-96518
1/ Stresses above the absolute maximum rating may cause permaximum levels may degrade performance and affect relia 2/ Unless otherwise noted, all voltages are referenced to 3/ The limits for the parameters specified herein shall apprange of -55°C to +125°C unless otherwise noted. 4/ Derate propagation delays by difference in rise time to 5/ Radiation testing is performed on the standard evaluation.	wbility. V <sub>SS</sub> - pply over the ful so switch point fo	l specified V <sub>DD</sub> range and	
(Unless otherwise indicated, copies of the specification, Standardization Document Order Desk, 700 Robbins Avenue, Bu	standards, and i uilding 4D, Phila	handbooks are available f delphia, PA 19111-5094.)	rom the
MIL-HDBK-103 - List of Standard Microcircuit Drawin MIL-HDBK-780 - Standard Microcircuit Drawings.	ngs (SMD's).		
MILITARY			
HANDBOOKS			
MIL-STD-883 - Test Methods and Procedures for Micr MIL-STD-973 - Configuration Management. MIL-STD-1835 - Microcircuit Case Outlines.	oelectronics.		
MILITARY			
STANDARDS	, deneral open	reaction for:	
MIL-PRF-38535 - Integrated Circuits, Manufacturing	ı. General Specif	ication for	
MILITARY			
a part of this drawing to the extent specified herein. Unithose listed in the issue of the Department of Defense Indethereto, cited in the solicitation.  SPECIFICATION	ess otherwise spex of Specificati	ecified, the issues of th ons and Standards (DoDISS	ese documents are ) and supplement
2.1 Government specification, standards, and handbooks.	The following s	pecification, standards,	and handbooks form
2. APPLICABLE DOCUMENTS	, , A 10 R	GGC (01//3	
Single event phenomenon (SEP) effective linear energy threshold (LET) No upsets (see 4.4.4.4 Dose rate upset (20 ns pulse)	+) > 80 MeV/(mg > 1 x 10 Ra None	/cm <sup>2</sup> ) ds (Si)/s	
1.5 <u>Radiation features</u> . <u>5</u> / Total dose	> 1 x 10 <sup>6</sup> Ra	ds (Si)	
Supply voltage range ( $V_{DD}$ )	+4.5 V dc td +0.0 V dc td +0.0 V dc td 55°C to +12 t <sub>f</sub> ) 1 ns/V <u>4</u> /	9 +5.5 V dc 9 VDD 9 VDD 5°C	
1.4 Recommended operating conditions. 2/ 3/			
Supply voltage range ( $V_{DD}$ ) DC output voltage range ( $V_{OUT}$ ) DC input voltage range ( $V_{IN}$ ) DC input current, any one input ( $I_{IN}$ ) Latch-up immunity current ( $I_{LU}$ ) Storage temperature range ( $I_{SIG}$ ) Lead temperature (soldering, 5 seconds) Thermal resistance, junction-to-case ( $I_{SIG}$ ) Junction temperature ( $I_{I}$ ) Maximum package power dissipation ( $I_{I}$ )	- 0.3 V dc tc - 0.3 V dc tc - ±10 mA - ±150 mA 65°C to +15 - +300°C - See MIL-STD-	0 V <sub>DD</sub> + 0.3 V dc 0 V <sub>DD</sub> + 0.3 V dc 0°C	
1.3 Absolute maximum ratings. 1/2/3/			

2.2 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

#### REQUIREMENTS

- 3.1 <u>Item requirements</u>. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for device class M shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein.
- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and V or MIL-PRF-38535, appendix A and herein for device class M.
  - 3.2.1 <u>Case outlines</u>. The case outlines shall be in accordance with 1.2.4 herein.
  - 3.2.2 <u>Ierminal connections</u>. The terminal connections shall be as specified on figure 1.
  - 3.2.3 <u>Truth table</u>. The truth table shall be as specified on figure 2.
  - 3.2.4 Logic diagram. The logic diagram shall be as specified on figure 3.
- 3.2.5 <u>Switching waveforms and test circuits</u>. The switching waveforms and test circuits shall be as specified on figure 4.
  - 3.2.6 Irradiation test connections. The irradiation test connections shall be as specified in table III.
- 3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table IA and shall apply over the full case operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table IIA. The electrical tests for each subgroup are defined in table IA.
- 3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked as listed in MIL-HDBK-103. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535. Marking for device class M shall be in accordance with MIL-PRF-38535, appendix A.
- 3.5.1 <u>Certification/compliance mark</u>. The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-PRF-38535. The compliance mark for device class M shall be a "C" as required in MIL-PRF-38535, appendix A.
- 3.6 <u>Certificate of compliance</u>. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6.2 herein). The certificate of compliance submitted to DESC-EC prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and herein or for device class M, the requirements of MIL-PRF-38535, appendix A and herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 or for device class M in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 <u>Notification of change for device class M</u>. For device class M, notification to DESC-EC of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change as defined in MIL-STD-973.
- 3.9 <u>Verification and review for device class M</u>. For device class M, DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
- 3.10 <u>Microcircuit group assignment for device class M</u>. Device class M devices covered by this drawing shall be in microcircuit group number 36 (see MIL-PRF-38535, appendix A).

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-96518
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 4

# 4. QUALITY ASSURANCE PROVISIONS

- 4.1 <u>Sampling and inspection</u>. For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. For device class M, sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.
- 4.2 <u>Screening</u>. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection.
  - 4.2.1 Additional criteria for device class M.
    - a. Burn-in test, method 1015 of MIL-STD-883.
      - (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
      - (2)  $T_A = +125$ °C, minimum.
    - b. Interim and final electrical test parameters shall be as specified in table IIA herein.
  - 4.2.2 Additional criteria for device classes Q and V.
    - a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015 of MIL-STD-883.
    - b. Interim and final electrical test parameters shall be as specified in table IIA herein.
    - c. Additional screening for device class V beyond the requirements of device class Q shall be as specified in MIL-PRF-38535, appendix B or as modified in the device manufacturer's Quality Management (QM) plan.
- 4.3 Qualification inspection for device classes Q and V shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).
- 4.3.1 <u>Electrostatic discharge sensitivity (ESDS) qualification inspection</u>. ESDS testing shall be performed in accordance with MIL-STD-883, method 3015. ESDS testing shall be measured only for initial qualification and after process or design changes which may affect ESDS classification.
- 4.4 <u>Conformance inspection</u>. Technology conformance inspection for classes Q and V shall be in accordance with MIL-PRF-38535 or as specified in QM plan including groups A, B, C, D, and E inspections and as specified herein except where option 2 of MIL-PRF-38535 permits alternate in-line control testing. Quality conformance inspection for device class M shall be in accordance with MIL-PRF-38535, appendix A and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).
  - 4.4.1 Group A inspection.
    - a. Tests shall be as specified in table IIA herein.
    - b. For device class M, subgroups 7 and 8 tests shall be sufficient to verify the truth table in figure 2 herein. For device classes Q and V, subgroups 7 and 8 shall include verifying the functionality of the device.
    - c.  $C_{IN}$  and  $C_{OUT}$  shall be measured only for initial qualification and after process or design changes which may affect capacitance.  $C_{IN}$  shall be measured between the designated terminal and  $V_{SS}$  at a frequency of 1 MHz. For  $C_{IN}$  and  $C_{OUT}$ , test all applicable pins on five devices with zero failures.
- 4.4.2 <u>Group C inspection</u>. The group C inspection end-point electrical parameters shall be as specified in table IIA herein.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-96518
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 5

Test	Symbol	Test conditions 1/	Device	v <sub>DD</sub>	Group A	Limit	:s <u>2</u> /	Unit
		-55°C ≤ T <sub>C</sub> ≤ +125°C unless otherwise specified	type		subgroups	Min	Max	1
High level output voltage	v <sub>ОН</sub>	For all inputs affecting output under test, V <sub>IN</sub> = V <sub>DD</sub> or V <sub>SS</sub> I <sub>OH</sub> = -100 μA	All	4.5 V	1, 2, 3	4.25		V
		M, D, L, R, F, G, H <u>3</u> /	All		1	4.25		<u></u>
Low level output voltage	v <sub>OL</sub>	For all inputs affecting output under test, V <sub>IN</sub> = V <sub>DD</sub> or V <sub>SS</sub> I <sub>OL</sub> = 100 $\mu$ A	All	4.5 V	1, 2, 3		0.25	٧
		M, D, L, R, F, G, H <u>3</u> /	ALL		1		0.25	
ligh level input voltage	V <sub>IH</sub>		All	4.5 V	1, 2, 3	3.15		V
Voctage		M, D, L, R, F, G, H <u>3</u> /	All		1	3.15		
			All	5.5 V	1, 2, 3	3.85		
		M, D, L, R, F, G, H <u>3</u> /	All		1	3.85		
ow level input voltage	v <sub>IL</sub>		All	4.5 V	1, 2, 3		1.35	٧
Voctage		M, D, L, R, F, G, H <u>3</u> /	All		1		1.35	
			All	5.5 V	1, 2, 3		1.65	
		M, D, L, R, F, G, H <u>3</u> /	All		1		1.65	
nput current high	IH	For input under test, $V_{IN}$ = 5.5 V For all other inputs, $V_{IN}$ = $V_{DD}$ or $V_{SS}$	All	5.5 V	1, 2, 3		+1.0	μА
		M, D, L, R, F, G, H <u>3</u> /	All		1		+1.0	
input current low	1 <sub>IL</sub>	For input under test, $V_{IN} = V_{SS}$ For all other inputs, $V_{IN} = V_{DD}$ or $V_{SS}$	All	5.5 V	1, 2, 3		-1.0	μА
		M, D, L, R, F, G, H <u>3</u> /	All		1		-1.0	
Quiescent supply current	IDDQ	VIN = VDD or VSS	All	5.5 V	1, 2, 3		10.0	μА
Carrent		M, D, L, R, F, G, H <u>3</u> /	All		1		10.0	
Short circuit output current	Ios 4/5/	V <sub>OUT</sub> = V <sub>DD</sub> and V <sub>SS</sub>	All	5.5 V	1, 2, 3		±200	mA
input capacitance	CIN	f = 1 MHz, see 4.4.1c	All	0.0 V	4		15	pF
Output capacitance	c <sub>out</sub>	f = 1 MHz, see 4.4.1c	All	0.0 V	4		15	pF
Power dissipation	P <sub>SW</sub>	C <sub>L</sub> = 50 pF, per switching output	All	4.5 V and	4, 5, 6		1.8	mW/ MHz

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-96518
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 6

# TABLE IA. Electrical performance characteristics - Continued.

Test	Symbol	Test conditions <u>1</u> / -55°C ≤ T <sub>C</sub> ≤ +125°C	Device type	v <sub>DD</sub>	Group A subgroups	Limi	ts <u>2</u> /	Unit
		unless otherwise specified	Суре		subgroups	Min	Max	
Functional test	Z/	$V_{IH} = 0.7 V_{DD}, V_{IL} = 0.3 V_{DD}$ See 4.4.1b	All	4.5 V and	7, 8	L	Н	
		M, D, L, R, F, G, H 3/	All	5.5 V	7	L	Н	
Propagation delay time, An or Bn	t <sub>PLH</sub>	C <sub>L</sub> = 50 pF, see figure 4	All	4.5 V	9, 10, 11	1.0	10.0	ns
to Yn	<u> </u>	M, D, L, R, F, G, H <u>3</u> /	All	and 5.5 V	9	1.0	10.0	
	t <sub>PHL</sub>	C <sub>L</sub> = 50 pF, see figure 4	All	4.5 V	9, 10, 11	1.0	13.0	
	٦	M, D, L, R, F, G, H <u>3</u> /	All	and 5.5 V	9	1.0	13.0	

- Each input/output, as applicable, shall be tested at the specified temperature, for the specified limits, to the tests in table IA herein. Output terminals not designated shall be high level logic, low level logic, or open, except for the  $I_{DDQ}$  test, the output terminals shall be open. When performing the  $I_{DDQ}$  test, the current meter shall be placed in the circuit such that all current flows through the meter.
- For negative and positive voltage and current values, the sign designates the potential difference in reference to V<sub>SS</sub> and the direction of current flow respectively; and the absolute value of the magnitude, not the sign, is relative to the minimum and maximum limits, as applicable, listed herein.
- Devices supplied to this drawing meet all levels M, D, L, R, F, G, and H of irradiation. However, these devices are only tested at the "H" level. Pre and post irradiation values are identical unless otherwise specified in table IA. When performing post irradiation electrical measurements for any RHA level,  $T_A = +25$ °C.
- This parameter is supplied as design limit but not guaranteed or tested.
- No more than one output should be shorted at a time for a maximum duration of one second.
- This value is calculated during the design/qualification process and is supplied as a design limit but is not tested. Total power consumption is determined by both idle/standby power consumption (Ps) and "at frequency" power consumption (Pf). To determine standby power consumption use the formula:  $P_T$  = (n x  $P_{SW}$  x f) + (Loads x Prdy x  $I_{OL}$  x  $V_{OL}$ ) where n is the number of switching outputs; f is the frequency of the device; loads is the resistive power component, typically a TTL load; and Prdy is the percent duty cycle that the output is sinking current.
- If the test vectors used to verify the truth table shall, at a minimum, test all functions of each input and output. All possible input to output logic patterns per function shall be guaranteed, if not tested, to the truth table in figure 2 herein. For  $V_{OUT}$  measurements, L  $\leq$  0.5 V and H  $\geq$  4.0 V and are tested at  $V_{SS}$  = 4.5 V and  $V_{SS}$  = 5.5
- 8/ For propagation delay tests, all paths must be tested.

TABLE IB. SEP test limits. 1/2/

Device type	T_ = Temperature	V <sub>DD</sub> =	= 4.5 V	Bias for latch-up test
	±10°C <u>3</u> /	Effective LET no upsets [MeV/(mg/cm <sup>2</sup> )]	Maximum device cross section	V <sub>DD</sub> = 5.5 V no latch-up LET = <u>3</u> /
01	+25°C	LET ≥ 80	6 x 10 <sup>-9</sup> cm <sup>2</sup> /bit	≥ 80

1/ For SEP test conditions, see 4.4.4.4 herein.
2/ Technology characterization and model verification supplemented by in-line data may be used in lieu of end-of-line testing. Test plan must be approved by TRB and qualifying activity.
3/ Worst case temeprature is T<sub>A</sub> ≥ +125 °C.

STANDARD MICROCIRCUIT DRAWING **DEFENSE ELECTRONICS SUPPLY CENTER** DAYTON, OHIO 45444

SIZE <b>A</b>		5962-96518
	REVISION LEVEL	SHEET <b>7</b>

Device type	All	
Case outlines	C and X	
Terminal number	Terminal symbol	
1	A1	
2	В1	
3	Y1	
4	A2	
5	В2	
6	Y2	
7	v <sub>ss</sub>	
8	Y3	
9	АЗ	
10	В3	
11	Y4	
12	<b>A</b> 4	
13	В4	
14	V <sub>DD</sub>	

FIGURE 1. <u>Terminal connections</u>.

_	
Bn	Yn
Н	н
X L	L L
	H X L

H = High voltage level
L = Low voltage level
X = Don't care, either a H or L

FIGURE 2. <u>Truth table</u>.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-96518
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 8





FIGURE 3. Logic diagram.


STANDARD
MICROCIRCUIT DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE
A

SIZE
A

REVISION LEVEL
SHEET
9





1/  $C_L$  = 50 pF minimum or equivalent (includes test jig and probe capacitance). 2/  $I_{SRC}$  is set to -1 mA and  $I_{SNK}$  is set to 1 mA for  $t_{PHL}$  and  $t_{PLH}$  measurements. 3/ Input signal from pulse generator:  $V_{IN}$  = 0.0 V to  $V_{DD}$ ;  $f \le 10$  MHz;  $t_I$  = 1.0 V/ns ±0.3 ns/V;  $t_I$  and  $t_I$  shall be measured from 0.1  $V_{DD}$  to 0.9  $V_{DD}$  and from 0.9  $V_{DD}$  to 0.1  $V_{DD}$ , respectively.

FIGURE 4. Switching waveforms and test circuit.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE <b>A</b>		5962-96518
		REVISION LEVEL	SHEET 10

# TABLE IIA. <u>Electrical test requirements</u>.

Test requirements	Subgroups (in accordance with MIL-STD-883, method 5005, table I)	Subgroups (in accordance with MIL-PRF-38535, table III)	
	Device class M	Device class Q	Device class V
Interim electrical parameters (see 4.2)	1, 7, 9	1, 7, 9	1, 7, 9
Final electrical parameters (see 4.2)	1, 2, 3, 7, 8, 9, 10, 11 <u>1</u> /	1, 2, 3, 7, 8, 9, 10, 11 <u>1</u> /	1, 2, 3, 7, 8, 9, 10, 11 2/ <u>3</u> /
Group A test requirements (see 4.4)	1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11	1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11	1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
Group C end-point electrical parameters (see 4.4)	1, 2, 3, 7, 8, 9, 10, 11	1, 2, 3, 7, 8, 9, 10, 11	1, 2, 3, 7, 8, 9, 10, 11 <u>3</u> /
Group D end-point electrical parameters (see 4.4)	1, 7, 9	1, 7, 9	1, 7, 9
Group E end-point electrical parameters (see 4.4)	1, 7, 9	1, 7, 9	1, 7, 9

TABLE IIB. Burn-in and operating life test. Delta parameters (+25°C).

Parameters	Symbol	Delta limits
Output voltage low	v <sub>oL</sub>	±100 mV
Output voltage high	v <sub>OH</sub>	±100 mV

TABLE III. <u>Irradiation test connections</u>.

Device type	0pen	Ground	V <sub>DD</sub> = 5.0 V ±0.5 V
01	3, 6, 8, 11	1, 2, 4, 5, 7, 9, 10, 12, 13	14

NOTE: Each pin except 7 and 14 will have a resistor of 2.49  $k\Omega$  ±5% for irradiation testing.

# 4.4.2.1 Additional criteria for device class M. Steady-state life test conditions, method 1005 of MIL-STD-883:

- a. Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.
- b.  $T_A = +125$ °C, minimum.
- c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE <b>A</b>		5962-96518
		REVISION LEVEL	SHEET 11

 $<sup>\</sup>frac{1}{2}$ / PDA applies to subgroup 1 and 7.  $\frac{2}{2}$ / PDA applies to subgroups 1, 7, and delta's.

<sup>3/</sup> Delta limits as specified in table IIB herein shall be required where specified, and the delta values shall be completed with reference to the zero hour electrical parameters.

- 4.4.2.2 <u>Additional criteria for device classes Q and V</u>. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.
- 4.4.3 <u>Group D inspection</u>. The group D inspection end-point electrical parameters shall be as specified in table LIA herein.
- 4.4.4 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein). RHA levels for device classes M, Q, and V shall be as specified in MIL-PRF-38535. End-point electrical parameters shall be as specified in table IIA herein.
- 4.4.4.1 <u>Total dose irradiation testing</u>. Total dose irradiation testing shall be performed in accordance with MIL-STD-883, test method 1019 and as specified herein.
- 4.4.4.1.1 <u>Accelerated aging testing</u>. Accelerated aging testing shall be performed on all devices requiring a RHA level greater than 5k rads (Si). The post-anneal end-point electrical parameter limits shall be as specified in table IA herein and shall be the pre-irradiation end-point electrical parameter limits at  $25^{\circ}$ C  $\pm 5^{\circ}$ C. Testing shall be performed at initial qualification and after any design or process changes which may affect the RHA response of the device
- 4.4.4.2 <u>Dose rate induced latchup testing</u>. Dose rate induced latchup testing shall be performed in accordance with test method 1010 of MIL-STD-883 and as specified herein (see 1.4 herein). Tests shall be performed on devices, SEC, or approved test structures at technology qualification and after any design or process changes which may affect the RHA capability of the process.
- 4.4.4.3 <u>Dose rate upset testing</u>. Dose rate upset testing shall be performed in accordance with test method 1011 of MIL-STD-883 and herein (see 1.4 herein).
  - a. Transient dose rate upset testing shall be performed at initial qualification and after any design or process changes which may affect the RHA performance of the devices. Test 10 devices with 0 defects unless otherwise specified.
  - b. Transient dose rate upset testing for class Q and V devices shall be performed as specified by a TRB approved radiation hardness assurance plan and MIL-PRF-38535.
- 4.4.4.4 <u>Single event phenomena (SEP)</u>. SEP testing shall be required on class V devices (see 1.4 herein). SEP testing shall be performed on a technology process on the Standard Evaluation Circuit (SEC) or alternate SEP test vehicle as approved by the qualifying activity at initial qualification and after any design or process changes which may affect the upset or latchup characteristics. The recommended test conditions for SEP are as follows:
  - a. The ion beam angle of incidence shall be between normal to the die surface and  $60^{\circ}$  to the normal, inclusive (i.e.  $0^{\circ} \le \text{angle} \le 60^{\circ}$ ). No shadowing of the ion beam due to fixturing or package related effects is allowed.
  - b. The fluence shall be  $\ge$  100 errors or  $\ge$  10<sup>6</sup> ions/cm<sup>2</sup>.
  - c. The flux shall be between 10<sup>2</sup> and 10<sup>5</sup> ions/cm<sup>2</sup>/s. The cross-section shall be verified to be flux independent by measuring the cross-section at two flux rates which differ by at least an order of magnitude.
  - d. The particle range shall be ≥ 20 micron in silicon.
  - e. The test temperature shall be +25°C for the upset measurements and the maximum rated operating temperature ±10°C for the latchup measurements.
  - f. Bias conditions shall be defined by the manufacturer for the latchup measurements.
  - g. Test four devices with zero failures.
  - h. For SEP test limits, see table IB herein.
  - 4.5 Methods of inspection. Methods of inspection shall be specified as follows:
- 4.5.1 <u>Voltage and current</u>. Unless otherwise specified, all voltages given are referenced to the microcircuit  $v_{SS}$  terminal. Currents given are conventional current and positive when flowing into the referenced terminal.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-96518
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 12

## 5. PACKAGING

5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

## 6. NOTES

- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
  - 6.1.2 Substitutability. Device class Q devices will replace device class M devices.
- 6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-973 using DD Form 1692, Engineering Change Proposal.
- 6.3 <u>Record of users</u>. Military and industrial users should inform Defense Electronics Supply Center when a system application requires configuration control and which SMD's are applicable to that system. DESC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DESC-EC, telephone (513) 296-6047.
- 6.4 <u>Comments</u>. Comments on this drawing should be directed to DESC-EC, Dayton, Ohio 45444-5270, or telephone (513) 296-8525.
- 6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and MIL-HDBK-1331.
  - 6.6 Sources of supply.
- 6.6.1 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DESC-EC and have agreed to this drawing.
- 6.6.2 <u>Approved sources of supply for device class M</u>. Approved sources of supply for class M are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DESC-EC.
- 6.7 <u>Additional information</u>. A copy of the following additional data shall be maintained and available from the device manufacturer:
  - a. RHA upset levels.
  - b. Test conditions (SEP).
  - c. Number of upsets (SEP).
  - d. Number of transients (SEP).
  - e. Occurrence of latchup (SEP).

STANDARD	
MICROCIRCUIT DRAWING	
DEFENSE ELECTRONICS SUPPLY CENTER	
DAYTON, OHIO 45444	

SIZE <b>A</b>		5962-96518
	REVISION LEVEL	SHEET 13

## STANDARD MICROCIRCUIT DRAWING SOURCE APPROVAL BULLETIN

DATE: 96-06-12

Approved sources of supply for SMD 5962-96518 are listed below for immediate acquisition only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DESC-EC. This bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535.

Standard microcircuit drawing PIN 1/	Vendor CAGE number	Vendor similar PIN <u>2</u> /
5962H9651801VCA	65342	UT54ACS08PVAH
5962H9651801VXA	65342	UT54ACS08UVAH
5962H9651801VCC	65342	UT54ACS08PVCH
5962H9651801VXC	65342	UT54ACS08UVCH
5962H9651801QCA	65342	UT54ACS08PQAH
5962H9651801QXA	65342	UT54ACS08UQAH
5962н9651801QCC	65342	UT54ACS08PQCH
5962Н9651801QXC	65342	UT54ACS08UQCH

1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. The device manufacturers listed herein are authorized to supply alternate lead finishes "A", "B", or "C" at their discretion. Contact the listed approved source of supply for further information.

2/ <u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE number Vendor name and address

65342

United Technologies Microelectronics Center 1575 Garden of Gods Road Colorado Springs, CO 80907-3486

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.