
										ONS										
LTR					[	DESCR	RIPTIO	N					DA	ATE (YI	R-MO-D	DA)		APPF	ROVED	
А	case with [	Add two packages, C-5 and C-4. Make changes to table I, and throughout. For case X, the dimensions have been changed and figure 2 has been replaced with D-10 configuration. Inactivate devices 01XX and 02XX for new design. Use M38510 device. Add a truth table.					90-0	1-24			M. A	. Frye								
В	Add o	device 33256.	types 05, 06, 07, and 08. Add vendors CAGES 1ES66, OH9K9, Editorial changes throughout.							93-0	3-15			M. A	. Frye					
С	Add o	class V	device	s. Add	Add Z package. Editorial changes throughout.						97-0	)4-15			R. M	1onnin				
D	Chan	ges in	accord	lance with NOR 5962-R368-97. – drw						97-0	6-23		F	Raymor	nd Mon	nin				
E		nge descriptive designator for case outline Z from GDFP2-F28 to FP3-F28. Editorial changes throughout. Redrawn drw						99-1	2-30		F	Raymor	nd Mon	nin						
F	Shee	t 7, tab	le I, V <sub>⊩</sub>	test, cl	hange	max lin	nit from	-0.8 V	to 0.8	V dr	N			00-0	3-01		F	Raymor	nd Mon	nin
G	Add r	adiatio	n featu	res and	d post i	rradiati	on limi	ts dr	w					01-0	5-16		F	Raymor	nd Mon	nin
THE ORIGINA	.L FIRS	T PAG	E OF <sup>-</sup>	THIS D	RAWI	NG HA	AS BEI	EN REI	PLACE	ED.										
REV SHEET REV	G	G	G	G	G	G	AS BEE	EN REI	PLACE	ED										
REV SHEET REV SHEET				G 18	G 19															
REV SHEET REV SHEET REV STATUS	G	G	G	G 18 REV	G 19	G	G	G	G	G	G	G	G	G	G	G 10	G 44	G 42	G 42	G
REV SHEET REV SHEET REV STATUS OF SHEETS	G	G	G	G 18 REV SHE	G 19	G 20					G 5	G 6	G 7	G 8	G 9	G 10	G 11	G 12	G 13	G 14
REV SHEET REV SHEET REV STATUS	G	G	G	G 18 REV SHE	G 19 ET	G 20	G 1	G 2	G	G	5	6	7 SE SI	8 UPPL	9 Y <b>CE</b> l	10	11 COL	12 .UMB	13	
REV SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A	G 15	G 16	G	G 18 REV SHE	G 19 ET PARED Sa	G 20 BY andra E	G 1	G 2	G	G	5	6	7 SE SI COL	8 UPPL UMBI	9	10 NTER	11 R COL 43216	12 .UMB	13	
REV SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STA	G 15 NDAR OCIRO	G 16	G 17	G 18 REV SHE PREI	G 19 ET PARED Sa	G 20  D BY  andra E  BY  marles I	G 1	G 2	G	G	5	6	7 SE SI COL	8 UPPL UMBI	9 Y CEI JS, O	10 NTER	11 R COL 43216	12 .UMB	13	
REV SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A  STAMICRO DRA  THIS DRAWIIT FOR U	G 15 NDAR OCIRO	G 16 CUIT G	G 17	G 18 REV SHE PREI	G 19 ET PARED Sa CKED CI	G 20  D BY  andra E  BY  marles I	G 1 3. Roor	G 2	G	G 4	DI	e <b>FEN</b>	SE SI COLI	UPPL UMBI D://ww	9 Y CEI JS, O	10 NTER	11 R COL 43216 a.mil	.UMB	us SSOF	14
REV SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A  STAMICRO DRA  THIS DRAWIIT FOR U	NDAR OCIRO AWING SE BY A RTMEN NCIES O	G 16 CUIT G VAILARALL TS DF THE	G 17	G 18 REV SHE PREI	G 19 ET PAREC Sa CKED CH	G 20 D BY Andra E BY Michael	G 1 3. Roor E. Besc	G 2	G	G 4	DI CROC MPA	e <b>FEN</b>	SE SI COLI http: JIT, L	UPPL UMBI o://ww	Y CEI JS, O vw.ds	NTER HIO cc.dl	11 R COL 43216 a.mil	J12	us SSOF	14
REV SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A  STA MICRO DR/ THIS DRAWII FOR U DEPA AND AGEI DEPARTMEN	NDAR OCIRO AWING SE BY A RTMEN NCIES O	G 16 CUIT G VAILARALL TS DF THE	G 17	G 18 REV SHE PREI	G 19 ET PAREC Sa CKED CH	G 20 D BY Pandra E BY Michael APPRO 86-0	G 1  3. Roor  I A. Fry	G 2	G	G 4 4 MIC CO CO	DI CROC MPA	EFEN CIRCUTIBLI RTEF	SE SI COLI http: JIT, L	BUPPLUMBIO://ww	y CEI JS, O w.ds	NTER HIO cc.dl	11 R COL 43216 a.mil	J2 JUMB OCES	us SSOF AL	14


## 1. SCOPE

- 1.1 <u>Scope</u>. This drawing documents two product assurance class levels consisting of high reliability (device classes Q and M) and space application (device class V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN
  - 1.2 PIN. The PIN is as shown in the following examples.

For device classes M and Q:



For device class V:



- 1.2.1 <u>RHA designator</u>. Device classes Q and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. Device class M RHA marked devices meet the MIL-PRF-38535, appendix A specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.
  - 1.2.2 <u>Device types</u>. The device types identify the circuit function as follows:

Device type	Generic number	Circuit function
01	574AU	Monolithic, high performance, 12-bit A/D converter with microprocessor interface
02	574AT	Monoilithic, medium performance, 12-bit A/D converter with microprocessor interface
03	574AU	Multi-chip, high performance, 12-bit A/D converter with microprocessor interface
04	574AT	Multi-chip, medium performance, 12-bit A/D converter with microprocessor interface
05	574ZA	Monolithic, high performance, low power, 12-bit A/D converter with microprocessor interface
06	574ZB	Monolithic, medium performance, low power, 12-bit A/D converter with microprocessor interface
07	574AU	Monolithic, high performance, low power, 12-bit A/D converter with microprocessor interface
08	574AT	Monolithic, medium performance, low power, 12-bit A/D converter with microprocessor interface

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-85127
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL G	SHEET 2

1.2.3 <u>Device class designator</u>. The device class designator is a single letter identifying the product assurance level as listed below. Since the device class designator has been added after the original issuance of this drawing, device classes M and Q designators will not be included in the PIN and will not be marked on the device.

Device class

## Device requirements documentation

Μ

Vendor self-certification to the requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A

Q or V

Certification and qualification to MIL-PRF-38535

1.2.4 <u>Case outlines</u>. The case outlines are as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	<u>Terminals</u>	Package style
X	GDIP1-T28 or CDIP2-T28	28	dual-in-line
Υ	CQCC1-N44	44	square leadless chip carrier
Z	CDFP3-F28	28	flat pack
3	CQCC1-N28	28	square leadless chip carrier

- 1.2.5 <u>Lead finish</u>. The lead finish is as specified in MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.
  - 1.3 Absolute maximum ratings. 1/

V <sub>CC</sub> to digital common	0 to +16.5 V dc
V <sub>EE</sub> to digital common	0 to -16.5 V dc
V <sub>LOG</sub> to digital common	0 to +7 V dc
Analog to digital common:	
Device types 01, 02, 03, 04	<u>+</u> 1 V dc
Device types 05, 06, 07, 08	-0.5 V dc to +1 V dc
Control inputs (CE, CS, Ao, 12/8, R/C) to digital common	-0.5 V dc to $V_{LOG}$ +0.5 V dc
Analog inputs (REF IN, BIP OFF, 10 V <sub>IN</sub> ) to analog common	V <sub>EE</sub> to V <sub>CC</sub>
20 V <sub>IN</sub> analog input voltage to analog common	<u>+</u> 24 V dc
V <sub>REF OUT</sub>	Indefinite short to common,
	10 ms short to V <sub>CC</sub>
Power dissipation at 75°C:	
Device types 01, 02, 05, 06, 07, 08	1,000 mW <u>2</u> /
Device types 03, 04	
Lead temperature (soldering, 10 seconds)	+300°C
Storage temperature	
Thermal resistance, junction-to-ambient (θ <sub>JA</sub> ):	
Cases X and 3	70°C/W
Case Y	38°C/W
Case Z	60°C/W
Thermal resistance, junction-to-case (θ <sub>JC</sub> )	See MIL-STD-1835
Junction temperature (T <sub>J</sub> )	+175°C

For cases Y, derate linearly above  $T_A = +75^{\circ}C$  at 22.7 mW/°C.

For cases Z, derate linearly above  $T_A = +115$ °C at 17 mW/°C.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-85127
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL G	SHEET 3

<sup>1/</sup> Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.

<sup>2/</sup> For cases X and 3, derate linearly above  $T_A = +75$ °C at 20.8 mW/°C.

# 1.4 Recommended operating conditions.

Power supply

Operating voltage range:

### 1.5 Radiation features

Maximum total dose available (dose rate = 50 − 300 rad/s) ..... ≤100 Krads

#### 2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those listed in the issue of the Department of Defense Index of Specifications and Standards (DoDISS) and supplement thereto, cited in the solicitation.

#### **SPECIFICATION**

#### DEPARTMENT OF DEFENSE

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

## **STANDARDS**

#### DEPARTMENT OF DEFENSE

MIL-STD-883 - Test Method Standard Microcircuits.

MIL-STD-1835 - Interface Standard Electronic Component Case Outlines.

## **HANDBOOKS**

# DEPARTMENT OF DEFENSE

MIL-HDBK-103 - List of Standard Microcircuit Drawings.

MIL-HDBK-780 - Standard Microcircuit Drawings.

(Unless otherwise indicated, copies of the specification, standards, and handbooks are available from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

### 3. REQUIREMENTS

3.1 <u>Item requirements</u>. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for device class M shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-85127
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL G	SHEET 4

- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and V or MIL-PRF-38535, appendix A and herein for device class M.
  - 3.2.1 Case outlines. The case outlines shall be in accordance with 1.2.4 herein.
  - 3.2.2 Terminal connections. The terminal connections shall be as specified on figure 1.
  - 3.2.3 Truth table. The truth table shall be as specified on figure 2.
  - 3.2.4 Block or logic diagrams. The block or logic diagrams shall be as specified on figure 3.
- 3.2.5 <u>Radiation exposure circuit</u>. The radiation exposure circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing and acquiring activity upon request.
- 3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full ambient operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table IIA. The electrical tests for each subgroup are defined in table I.
- 3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked as listed in MIL-HDBK-103. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535. Marking for device class M shall be in accordance with MIL-PRF-38535, appendix A.
- 3.5.1 <u>Certification/compliance mark</u>. The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-PRF-38535. The compliance mark for device class M shall be a "C" as required in MIL-PRF-38535, appendix A.
- 3.6 <u>Certificate of compliance</u>. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6.2 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and herein or for device class M, the requirements of MIL-PRF-38535, appendix A and herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 or for device class M in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 <u>Notification of change for device class M.</u> For device class M, notification to DSCC-VA of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change as defined in MIL-PRF-38535, appendix A.
- 3.9 <u>Verification and review for device class M.</u> For device class M, DSCC, DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
- 3.10 <u>Microcircuit group assignment for device class M</u>. Device class M devices covered by this drawing shall be in microcircuit group number 81 (see MIL-PRF-38535, appendix A).

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-85127
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL G	SHEET 5

	T	ABLE I. Electr	ical performanc	e characteristic	<u>cs</u> .			
Test	Symbol	$ \begin{array}{c} Conditions \\ -55^{\circ}C \leq T_{A} \leq +125^{\circ}C \\ V_{CC} = +15 \text{ V}, \text{ V}_{LOG} = +5 \text{ V}, \\ V_{EE} = -15 \text{ V} \qquad \underline{1}/ \end{array} $		Group A subgroups	Device type	Lim	nits	Unit
		unless other	wise specified			Min	Max	
Power supply current From V <sub>LOG</sub>	I <sub>LOG</sub>			1, 2, 3	01, 02, 03, 04		40	mA
			M, D, L, R	1	02		40	
				1, 2, 3	05, 06, 07, 08		1	
Power supply current	Icc			1, 2, 3	01, 02		5	mA
From V <sub>CC</sub>			M, D, L, R	1	02		5	
				1, 2, 3	03, 04		15	
					05, 06, 07, 08		9	
Power supply current	I <sub>EE</sub>			1, 2, 3	01, 02,	-30		mA
					03, 04			
From V <sub>EE</sub>			M, D, L, R	1	02	-30		
				1, 2, 3	05, 06, 07, 08	0		
Resolution				1, 2, 3	All	12		Bits
Integral linearity error	ILE			1	All	-0.5	0.5	LSB
				2, 3		-1.0	1.0	
			M, D, L, R	1	02	-1.0	1.0	
Differential linearity error (minimum resolution for	DLE			1	All	12		Bits
which no missing codes guaranteed) <u>2</u> /				2, 3		12		
Unipolar offset voltage error	V <sub>IO</sub>	T <sub>A</sub> = +25°C		1	All	-2.0	2.0	LSB
			M, D, L, R	1	02	-3.0	3.0	
				12	01	-1.0	1.0	
Unipolar offset drift <u>2</u> /	<u>ΔV<sub>IO</sub></u> ΔT	Using interna	al reference	2, 3	All	-1.0	1.0	LSB
Bipolar offset voltage error	Bz	T <sub>A</sub> = +25°C		1	All	-4.0	4.0	LSB
			M, D, L, R	1	02	-5.0	5.0	
				12	01	-2.0	2.0	
Bipolar zero offset drift <u>2</u> /	$\frac{\Delta B_Z}{T}$	Using interna	al reference	2, 3	01, 03, 05, 07	-1.0	1.0	LSB
<i>ਦ</i>	·				02, 04, 06, 08	-2.0	2.0	

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-85127
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL G	SHEET 6

	TABLE	I. Electrical performance chara	acteristics – co	ntinued.			
Test	Symbol		Group A subgroups	Device type	Lin	nits	Unit
		unless otherwise specified			Min	Max	
Gain error	$\Delta A_{E}$	T <sub>A</sub> = +25°C	1	01, 02		0.25	% of
		M, D, L, R	1	02		0.35	F.S.
		With 50Ω resistor from	1	03, 04,		0.30	
		REF OUT to REF IN		05, 06,			
				07, 08			
			12	01		0.125	_
Gain error drift	$\Delta A_{E}$	Using internal reference	2, 3	01, 03,	-12.5	12.5	ppm/°C
<u>2</u> /	ΔΤ			05, 07			
				02, 04,	-25.0	25.0	
				06, 08			
Power supply sensitivity	+P <sub>SS1</sub>	+13.5 V ≤ V <sub>CC</sub> ≤ +16.5 V	1	All	-1.0	1.0	LSB
(Maximum change in		T <sub>A</sub> = +25°C					
full scale calibration)	+P <sub>SS2</sub>	+11.4 V ≤ V <sub>CC</sub> ≤ +12.6 V					
<u>2</u> /		T <sub>A</sub> = +25°C					
	+P <sub>SS3</sub>	+4.5 V ≤ V <sub>LOG</sub> ≤ +5.5 V	1	All	-0.5	0.5	
		T <sub>A</sub> = +25°C					
	-P <sub>SS1</sub>	-16.5 V ≤ V <sub>EE</sub> ≤ -13.5 V	1	All	-1.0	1.0	
		T <sub>A</sub> = +25°C					
	-P <sub>SS2</sub>	-12.6 V <u>&lt;</u> V <sub>EE</sub> <u>&lt;</u> -11.4 V					
		T <sub>A</sub> = +25°C					
Input Impedance	Z <sub>IN</sub>	10 V span, T <sub>A</sub> = +25°C	4	All	3	7	kΩ
<u>2</u> /		20 V span, T <sub>A</sub> = +25°C	4	01, 02,	6	14	
				03, 04			
				05, 06,	15	25	
				07, 08			
Internal reference voltage	$V_{REF}$	$T_A = +25^{\circ}C$ <u>3</u> /	1	01, 02	9.98	10.02	V
		M, D, L, R	1	02	9.95	10.05	
			1	03, 04	9.90	10.10	
				07, 08			
				05, 06	9.97	10.03	
			12	01	9.99	10.01	
Output current	I <sub>O</sub>	Available for external loads	1	01, 02,		1.5	mA
<u>2</u> /, <u>4</u> /		T <sub>A</sub> = +25°C		03, 04			
				05, 06,		2.0	
				07, 08			

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-85127
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL G	SHEET 7

	TABLE	I. Electrical performance char-	acteristics – co	ontinued.			
Test	Symbol	Conditions $ -55^{\circ}C \le T_{A} \le +125^{\circ}C $ $V_{CC} = +15 \text{ V}, V_{LOG} = +5 \text{ V}, $ $V_{EE} = -15 \text{ V} \qquad \underline{1}/$	Group A subgroups	Device type	Lim	Limits	
		unless otherwise specified			Min	Max	
Input voltage (CE, $\overline{CS}$ , 12/8, R/ $\overline{C}$ , A <sub>O</sub> ) $\underline{2}/,\underline{5}/$	V <sub>IH</sub>	Logic "1", T <sub>A</sub> = +25°C	1	01, 02, 05, 06, 07, 08	2.0	5.5	V
				03, 04	2.4	5.5	
	V <sub>IL</sub>	Logic "0", T <sub>A</sub> = +25°C	1	All	-0.5	0.8	
Input current <u>2</u> /	I <sub>IN</sub>	T <sub>A</sub> = +25°C	1	01, 02, 03, 04, 07, 08	-20	+20	μΑ
				05,06	-1	1	
Output voltage (DB11-DB0, STS) <u>2</u> /	V <sub>OL</sub>	Logic "0", $T_A = +25$ °C, $I_{SINK} = +1.6 \text{ mA}$	1	All		0.4	V
Output voltage	V <sub>OH</sub>	Logic "1", T <sub>A</sub> = +25°C,	1	All	2.4		V
(DB11-DB0) <u>2</u> /		I <sub>SOURCE</sub> = +500 μA	1				
High impedance state output current 2/	I <sub>Z</sub>	High-Z state, T <sub>A</sub> = +25°C, DB11 – DB0 only	1	01, 02, 03, 04, 07, 08	-20	+20	μА
				05, 06	-5	+5	
Functional tests		See 4.4.1b, T <sub>A</sub> = +25°C	7	All			
		See figure 4	9, 10, 11	01, 02	250		ns
Low R/C pulse width	t <sub>HRL</sub>			03, 04	350		
<u>2</u> /, <u>6</u> /				05, 06, 07, 08	50		
		See figure 4	9, 10, 11	01, 02,		600	ns
STS delay from R/C	t <sub>DS</sub>			03, 04			
<u>2</u> /, <u>6</u> /				05, 06,		200	
				07, 08			
<del>_</del> .		See figure 4	9, 10, 11	01, 02,	25		ns
Data valid after R/C low	t <sub>HDR</sub>			05, 06,			
<u>2</u> /, <u>6</u> /				07, 08	15		
		See figure 4	9, 10, 11	03, 04	300	1000	ne
OTO 4-1- # " ! ! ! .	t <sub>HS</sub>	See ligure 4	9, 10, 11	01, 02, 05, 06,	300	1000	ns
STS delay after valid data	LH2			03, 00,			
<u>2</u> /, <u>6</u> /				03, 04	300	1200	
		See figure 4	9, 10, 11	01, 02,	300		ns
High R/C pulse width	t <sub>HRH</sub>		, -,	03, 04			-
2/, 7/				05, 06, 07, 08	150		
-	L			07,00			

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-85127
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL G	SHEET 8

	TABLE	I. Electrical performance char-	acteristics – co	ontinued.			
Test	Symbol	$ \begin{array}{c} Conditions \\ -55^{\circ}C \leq T_{A} \leq +125^{\circ}C \\ V_{CC} = +15 \text{ V}, \text{ V}_{LOG} = +5 \text{ V}, \\ V_{EE} = -15 \text{ V} \qquad \underline{1}/ \end{array} $	Group A subgroups	Device type	Lin	Limits	
		unless otherwise specified			Min	Max	
Data access time	t <sub>DDR</sub>	See figure 4	9, 10, 11	01, 02, 03, 04		250	ns
=, =				05, 06, 07, 08		150	
STS delay from CE	t <sub>DSC</sub>	See figure 4	9, 10, 11	01, 02, 03, 04		350	ns
≅, ⊔				05, 06, 07, 08		200	
CE pulse width <u>2</u> /, <u>7</u> /	t <sub>HEC</sub>	See figure 5	9, 10, 11	01, 02, 03, 04	300		ns
<u> </u>				05, 06, 07, 08	50		
Conversion time	t <sub>C</sub>	8-bit cycle	9, 10, 11	01,02 <u>4</u> /	10	24	μs
<u>2</u> /, <u>8</u> /		See figure 5		03, 04, 05, 06, 07, 08	10	17	
		12-bit cycle	9, 10, 11	01,02 <u>4</u> /	15	35	
		See figure 5		03, 04, 05, 06, 07, 08	15	25	
Access time (from CE)	t <sub>DD</sub>	See figure 6	9, 10, 11	01, 02		200	ns
<u>2</u> /, <u>6</u> /				03, 04		250	
				05, 06, 07, 08		150	
Data valid after CE low 2/, 6/	t <sub>HD</sub>	See figure 6	9, 10, 11	01, 02, 05, 06, 07, 08	25		ns
Output float delay	t <sub>HL</sub>	See figure 6	9, 10, 11	01, 02	-	100	ns
2/, <u>6</u> /			,	03, 04, 05, 06, 07, 08		150	

<sup>1/</sup> Devices supplied to this drawing have been characterized through all levels M, D, L, and R of irradiation. However, this device is only tested at the "R" level. Pre and post irradiation values are identical unless otherwise specified in table I. When performing post irradiation electrical measurements for any RHA level, T<sub>A</sub> = +25°C.

<sup>8/</sup> For devices 03 and 04, time measured from 50 percent level of digital transitions, tested with 50 pF and 3.0 k $\Omega$  load.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-85127
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL G	SHEET 9

<sup>2/</sup> This parameter is not tested post irradiation.
3/ The reference voltage external load output The reference voltage external load current shall be a constant dc and shall not exceed 1.5 mA.

A/ Reference should be buffered for operation on ±12 V supplies. External load should not change during conversion.

<sup>5/</sup> For devices 01 and 02, 12/8 is not TTL compatible and must be hard wired to V<sub>LOG</sub> or digital ground.

<sup>6/</sup> Subgroups 10 and 11, if not tested, shall be guaranteed to the specified limits.

 $<sup>\</sup>underline{7}$ / Parameters  $t_{HRH}$ ,  $t_{DDR}$ ,  $t_{DSC}$ , and  $t_{HEC}$ , if not tested, shall be guaranteed to the specified limits.

Device types	All	01, 02	01, 02, 05, 06, 07, 08	03, 04	
Case outlines	Х	Z	3	Y	
Terminal number			nal symbol	Terminal symbol	
1			$V_{LOG}$	$V_{LOG}$	
2	12/8		12/ <del>8</del>		12/8
3	<del>CS</del>		<del>CS</del>		
4			AO	AO	
5			R/C	NC	
6			CE	NC	
7			Vcc	NC	
8		RE	EF OUT	NC	
9			AGND	R/C	
10			REF IN	CE	
11			$V_{EE}$	Vcc	
12		В	IP OFF	REF OUT	
13			10 V <sub>IN</sub>	AGND	
14		2	20 V <sub>IN</sub>	REF IN	
15		[	DGND	V <sub>EE</sub>	
16			DB0	NC	
17	DB1		BIP OFF		
18	DB2		10 V <sub>IN</sub>		
19			DB3	20 V <sub>IN</sub>	
20			DB4	NC	
21			DB5	NC	
22			DB6	NC	
23	DB7		NC		
24	DB8		DGND		
25			DB9	NC NC	
26			DB10	NC DD0	
27 28		DB	I1 (MSB) STS	DB0	
29			313	DB1 DB2	
30				NC	
31				DB3	
32				DB4	
33				DB5	
34				DB6	
35				DB7	
36				DB8	
37				DB9	
38			NC		
39				NC	
40				NC	
41				NC	
42				DB10	
43				DB11 (MSB)	
44				STS	

FIGURE 1. <u>Terminal connections</u>.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-85127
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL G	SHEET 10

CE	<del>CS</del>	R/C	_ 12/8	Ao	Operation
0 X	X 1	X X	X	X	None None
1	0 0	0 0	X	0 1	Initiate 12-bit conversion Initiate 8-bit conversion
1	0	1	1	Х	Enable 12-bit parallel output
1	0 0	1 1	0 0	0 1	Enable 8 most significant bits Enable 4 LSBs + 4 trailing zeros


FIGURE 2. Truth table.

STANDAR	<b>D</b>
MICROCIRCUIT D	RAWING

DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000

SIZE <b>A</b>		5962-85127
	REVISION LEVEL G	SHEET 11

Device types 01, 02, 03, and 04



NOTE: For device types 03 and 04, the resistor value is 9.95 k $\Omega$ .

FIGURE 3. Block diagram.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-85127
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL G	SHEET 12

Device types 05, 06, 07, and 08






FIGURE 3. Block diagram - continued.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-85127
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL G	SHEET 13



LOW PULSE FOR R/C - OUTPUTS ENABLED

AFTER CONVERSION



HIGH PULSE FOR  $R/\overline{C}$  - OUTPUTS ENABLED WHILE  $R/\overline{C}$  HIGH, OTHERWISE HIGH-Z

FIGURE 4. High/low pulse for R/C outputs.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-85127
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL G	SHEET 14




FIGURE 5. Convert start diagram.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-85127
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL G	SHEET 15




FIGURE 6. Read cycle timing.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000	SIZE <b>A</b>		5962-85127
		REVISION LEVEL G	SHEET 16

### 4. QUALITY ASSURANCE PROVISIONS

- 4.1 <u>Sampling and inspection</u>. For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. For device class M, sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.
- 4.2 <u>Screening</u>. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection.
  - 4.2.1 Additional criteria for device class M.
    - a. Burn-in test, method 1015 of MIL-STD-883.
      - (1) Test condition A, B, C or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
      - (2)  $T_A = +125^{\circ}C$ , minimum.
    - b. Interim and final electrical test parameters shall be as specified in table IIA herein.
    - c. Optional subgroup 12, for device 01, is used for grading the part selection at 25°C.
  - 4.2.2 Additional criteria for device classes Q and V.
    - a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015 of MIL-STD-883.
    - b. Interim and final electrical test parameters shall be as specified in table IIA herein.
    - c. Additional screening for device class V beyond the requirements of device class Q shall be as specified in MIL-PRF-38535, appendix B.
- 4.3 <u>Qualification inspection for device classes Q and V.</u> Qualification inspection for device classes Q and V shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

STANDARD			
MICROCIRCUIT DRAWING			
DEFENDE OUDDLY OFNITED COLUMN			

DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000

SIZE <b>A</b>		5962-85127
	REVISION LEVEL G	SHEET <b>17</b>

TABLE IIA. Electrical test requirements.

Test requirements	Subgroups (in accordance with MIL-STD-883, method 5005, table I)	Subgroups (in accordance with MIL-PRF-38535, table III)	
	Device class M	Device	Device
Interim electrical parameters (see 4.2)	1	class Q 1	class V 1
Final electrical parameters (see 4.2)	<u>1</u> / 1, 2, 3, 4, 12	<u>1</u> / 1, 2, 3, 4, 12	<u>1</u> /, <u>2</u> / 1, 2, 3, 4, 12
Group A test requirements (see 4.4)	1, 2, 3, 4, 7, 9, 10, 11, 12	1, 2, 3, 4, 7, 9, 10, 11, 12	1, 2, 3, 4, 7, 9, 10, 11, 12
Group C end-point electrical parameters (see 4.4)	1, 4	1, 4	<u>2</u> / 1, 4
Group D end-point electrical parameters (see 4.4)	1, 4	1, 4	1, 4
Group E end-point electrical parameters (see 4.4)			1

<sup>1/</sup> PDA applies to subgroup 1.

TABLE IIB. 240 hour burn-in and group C end-point electrical parameters.

Toot title	Endpoir	Endpoint limits		Units
Test title	Min	Max Delta limits		Units
Uni Vio	-1	2	<u>+</u> 0.5	LSB
Bpze	-5.5	4.5	<u>+</u> 1	LSB
Ae	-0.35	0.35	<u>+</u> .10	%FSR

<sup>4.4 &</sup>lt;u>Conformance inspection</u>. Technology conformance inspection for classes Q and V shall be in accordance with MIL-PRF-38535 including groups A, B, C, D, and E inspections and as specified. Quality conformance inspection for device class M shall be in accordance with MIL-PRF-38535, appendix A and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

# 4.4.1 Group A inspection.

- a. Tests shall be as specified in table IIA herein.
- b. For device class M, subgroups 7 tests shall be sufficient to verify the truth table. For device classes Q and V, subgroups 7 shall include verifying the functionality of the device.
- c. Subgroups 5, 6, and 8 in table I, method 5005 of MIL-STD-883 shall be omitted.
- d. Optional subgroup 12, for device type 01, is used for grading the part selection at 25°C.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-85127
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL G	SHEET 18

<sup>2/</sup> Delta limits as specified in table IIB shall be required where specified, and the delta limits shall be computed with reference to the previous interim electrical parameters.

- 4.4.2 Group C inspection. The group C inspection end-point electrical parameters shall be as specified in table IIA herein.
- 4.4.2.1 Additional criteria for device class M. Steady-state life test conditions, method 1005 of MIL-STD-883:
  - a. Test condition A, B, C or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.
  - b.  $T_A = +125^{\circ}C$ , minimum.
  - c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.
- 4.4.2.2 Additional criteria for device classes Q and V. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.
  - 4.4.3 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table IIA herein.
- 4.4.4 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein).
  - a. End-point electrical parameters shall be as specified in table IIA herein.
  - b. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RHA level being tested. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535, appendix A for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at T<sub>A</sub> = +25°C ±5°C, after exposure, to the subgroups specified in table IIA herein.
  - c. When specified in the purchase order or contract, a copy of the RHA delta limits shall be supplied.
  - 5. PACKAGING
- 5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-85127
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL G	SHEET 19

### 6. NOTES

- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
- 6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.
- 6.3 <u>Record of users</u>. Military and industrial users should inform Defense Supply Center Columbus when a system application requires configuration control and which SMD's are applicable to that system. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0525.
- 6.4 <u>Comments</u>. Comments on this drawing should be directed to DSCC-VA, Columbus, Ohio 43216-5000, or telephone (614) 692-0547.
- 6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and MIL-HDBK-1331.

V<sub>LOG</sub> Logic supply

12/8 Data mode select input
CS Chip select input

A0 Byte address/short cycle input

R/C Read/convert input CE Chip enable input  $V_{CC}$ Positive power supply **REF OUT** Reference output **AGND** Analog ground **REF IN** Reference input Negative power supply  $V_{EE}$ **BIP OFF** Bipolar offset input

 $V_{\text{IN}}$  Span input DGND Digital ground

D0-D11 Tree-state data outputs

STS Status output NC No connection

## 6.6 Sources of supply.

- 6.6.1 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DSCC-VA and have agreed to this drawing.
- 6.6.2 <u>Approved sources of supply for device class M.</u> Approved sources of supply for class M are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DSCC-VA.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL G	SHEET

5962-85127

20

## STANDARD MICROCIRCUIT DRAWING BULLETIN

DATE: 01-05-16

Approved sources of supply for SMD 5962-85127 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535.

Standard microcircuit drawing PIN <u>1</u> /	Vendor CAGE number	Vendor similar PIN <u>2</u> /
5962-85127013A	24355	AD574AUE/883B
E062 0E42704VA	24355	AD574AUD/883B
5962-8512701XA	1ES66	MX574AUQ/883B
5962-8512701XC	1ES66	MX574AUD/883B
5962-8512701VXA	24355	AD574AUD/QMLV
5962-8512701VZA	24355	AD574AUF/QMLV
5962-85127023A	24355	AD574ATE/883B
5962-65127023A	1ES66	MX574ATE/883B
5962-8512702XA	24355	AD574ATD/883B
5902-0512702AA	1ES66	MX574ATQ/883B
5962-8512702XC	1ES66	MX574ATD/883B
5962-8512702VXA	24355	AD574ATD/QMLV
5962-8512702VZA	24355	AD574ATF/QMLV
5962R8512702VXA	24355	AD574ATD/QMLR
5962R8512702VZA	24355	AD574ATF/QMLR
5962-8512703XA	34371	HI1-574AUD/883
5962-8512703YA	34371	HI4-574AUE/883
5962-8512704XA	34371	HI1-574ATD/883
5962-8512704YA	34371	HI4-574ATE/883
5962-85127053A	<u>3</u> /	HADC574ZAMC/883
5962-8512705XC	<u>3</u> /	HADC574ZAMJ/883
5962-85127063A	<u>3</u> /	HADC574ZBMC/883
5962-8512706XC	<u>3</u> /	HADC574ZBMJ/883
5962-85127073C	<u>3</u> /	HS574AU/B-LCC
5962-8512707XC	<u>3</u> /	HS574AU/B
5962-85127083C	<u>3</u> /	HS574AT/B-LCC
5962-8512708XC	<u>3</u> /	HS574AT/B

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the vendor to determine its availability.
- 2/ <u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.
- 3/ Not available from an approved source.

# STANDARD MICROCIRCUIT DRAWING BULLETIN - continued

 Vendor CAGE
 Vendor name

 number
 and address

24355 Analog Devices Incorporated

Route 1 Industrial Park

PO Box 9106

Norwood, MA 02062-9106

Point of contact:

1500 Space Park Drive

PO Box 58020

Santa Clara, CA 95050-8020

1ES66 Maxim Integrated Products

120 San Gabriel Drive

Sunnyvale, CA 94086-5126

34371 Intersil Corporation

2401 Palm Bay Blvd

PO Box 883

Melbourne, FL 32902-0883

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.