



## Advance Information

# 32K x 8 Bit Fast Static Random Access Memory

**ELECTRICALLY TESTED PER:  
MPG6206C**

The 6206C is a 262,144 bit static random access memory organized as 32,768 words of 8 bits, fabricated using Motorola's third-generation high-performance silicon-gate CMOS (HCMOS IV) technology. Static design eliminates the need for external clocks or timing strobes, while CMOS circuitry reduces power consumption and provides for greater reliability.

Chip enable ( $\bar{E}$ ) controls the power-down feature. It is not a clock but rather a chip control that affects power consumption. In less than a cycle time after  $\bar{E}$  goes high, the part automatically reduces its power requirements and remains in this low-power standby mode as long as  $\bar{E}$  remains high. This feature provides significant system-level power savings. Another control feature, output enable ( $\bar{G}$ ) allows access to the memory contents as fast as 8 ns (6206C-15).

The 6206C is packaged in a 600 mil, 28 pin ceramic dual-in-line package, and a 740 x 520 mil, 28 pin Flat-Pack package.

- Single 5.0 V  $\pm$  10% Power Supply
- Fully Static — No Clock or Timing Strokes Necessary
- Fast Access Time — 15, 20, 25, 35, 45, 55, 70, 100 ns
- Low Power Operation: 135-165 mA Maximum ac
- Equal Address and Chip Enable Access Times
- Output Enable ( $\bar{G}$ ) feature for Increased System Flexibility and to eliminate bus connection problems
- Fully TTL Compatible — Three State Outputs

### BURN-IN CONDITIONS:

$V_{CC} = 5.0$  V(min)/6.0 V(max),  $R_1 = 39.2$  k $\Omega$   $\pm$  20%,  $C_1 = 0.1$   $\mu$ F  $\pm$  20%,  
 $V_H = 3.0$  V(min)/5.0 V(max),  $V_L = -0.5$  V(min)/0.0 V(max),

CP1: 100 KHz	CP6: 3.125 KHz	CP11: 97.66 Hz	CP16: 3.052 Hz
CP2: 50 KHz	CP7: 1.563 KHz	CP12: 48.83 Hz	CP17: 1.526 Hz
CP3: 25 KHz	CP8: 0.781 KHz	CP13: 24.41 Hz	
CP4: 12.5 KHz	CP9: 0.391 KHz	CP14: 12.21 Hz	
CP5: 6.25 KHz	CP10: 0.195 KHz	CP15: 6.104 Hz	

### PIN NAME and FUNCTIONS

$A_0 - A_{14}$	Address Inputs
$\bar{W}$	Write Enable
$\bar{E}$	Chip Enable
$\bar{G}$	Output Enable
$DQ_0 - DQ_7$	Data Input/Output
$V_{CC}$	+ 5.0 V Power Supply
$V_{SS}$	Ground
N.C.	No Connection

This document contains information on a new product. Specifications and information herein are subject to change without notice.

## 6206C

### Commercial Plus and Mil/Aero Applications

#### AVAILABLE AS

- 1) JAN: N/A
- 2) SMD: N/A
- 3) 883: 6206C - XX/BXAJC


**X = CASE OUTLINE AS FOLLOWS:**  
**PACKAGE: DIL: X**  
**FP: Y**

**XX = Speed in ns**  
**(15, 20, 25, 35, 45, 55, 70, 100)**

**PIN ASSIGNMENTS**

Function	DIL Case 719-01	FP Case 876-01	Burn-In (Condition-D)
A <sub>14</sub>	1	1	CP17
A <sub>12</sub>	2	2	CP4
A <sub>7</sub>	3	3	CP5
A <sub>6</sub>	4	4	CP6
A <sub>5</sub>	5	5	CP7
A <sub>4</sub>	6	6	CP8
A <sub>3</sub>	7	7	CP9
A <sub>2</sub>	8	8	CP10
A <sub>1</sub>	9	9	CP11
A <sub>0</sub>	10	10	CP12
DQ <sub>0</sub>	11	11	CP18 to R <sub>1</sub>
DQ <sub>1</sub>	12	12	CP18 to R <sub>1</sub>
DQ <sub>2</sub>	13	13	CP18 to R <sub>1</sub>
V <sub>SS</sub>	14	14	GND
DQ <sub>3</sub>	15	15	CP18 to R <sub>1</sub>
DQ <sub>4</sub>	16	16	CP18 to R <sub>1</sub>
DQ <sub>5</sub>	17	17	CP18 to R <sub>1</sub>
DQ <sub>6</sub>	18	18	CP18 to R <sub>1</sub>
DQ <sub>7</sub>	19	19	CP18 to R <sub>1</sub>
E	20	20	CP2
A <sub>10</sub>	21	21	CP13
$\bar{G}$	22	22	CP1
A <sub>11</sub>	23	23	CP14
A <sub>9</sub>	24	24	CP15
A <sub>8</sub>	25	25	CP16
A <sub>13</sub>	26	26	CP3
$\bar{W}$	27	27	CP1
V <sub>CC</sub>	28	28	V <sub>CC</sub> , C <sub>1</sub> to GND

**BLOCK DIAGRAM**



MOTOROLA SC MEMORY/ASI 65E D

TRUTH TABLE					
E	G	W	Mode	Supply	I/O Pin
H	X	X	Not Selected	ISB	High Z
L	H	H	Output Disabled	ICC	High Z
L	L	H	Read	ICC	DOUT
L	X	L	Write	ICC	DIN

X = Don't Care

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum rated voltages to this high-impedance circuit.

ABSOLUTE MAXIMUM RATINGS: (See Note)			
Rating	Symbol	Value	Unit
Power Supply Voltage	$V_{CC}$	-0.5 to +7.0	V
Voltage Relative to $V_S$ for Any Pin Except $V_{CC}$	$V_{IN}, V_{OUT}$	-0.5 to $V_{CC} + 0.5$	V
Output Current (per I/O)	$I_{OUT}$	$\pm 20$	mA
Power Dissipation ( $T_A = 25^\circ\text{C}$ )	$P_D$	1.0	W
Temperature Under Bias	$T_{bias}$	-55 to +125	$^\circ\text{C}$
Storage Temperature Range	$T_{stg}$	-65 to +150	$^\circ\text{C}$
Operating Temperature Range	$T_A$	-55 to +125	$^\circ\text{C}$
Maximum Junction Temperature	$T_J$	+150	$^\circ\text{C}$
Thermal Resistance, Junction to Case	$\theta_{JD}$	per MIL-M-38510 appendix C	$^\circ\text{C}$

**NOTE:** Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could effect device reliability.

MOTOROLA SC MEMORY/ASI 65E D

## DC OPERATING CONDITIONS AND CHARACTERISTICS

(V<sub>CC</sub> = 5.0 V ± 10%, T<sub>A</sub> = -55°C to +125°C, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS					
Parameters	Symbol	Min	Typical	Max	Unit
Supply Voltage (Operating Voltage Range)	V <sub>CC</sub>	4.5	5.0	5.5	V
Input High Voltage	V <sub>IH</sub>	2.2	—	V <sub>CC</sub> + 0.3	V
Input Low Voltage	V <sub>IL</sub>	-0.5*	—	0.8	V

\* V<sub>IL</sub> (max) = + 0.6 Vdc for output enable (B) and Chip Enable ( $\bar{E}$ )\*\* V<sub>IH</sub> (max) = V<sub>CC</sub> + 0.3 Vdc; V<sub>IH</sub> (max) = V<sub>CC</sub> + 2.0 Vdc (pulse width ≤ 20 ns)

DC CHARACTERISTICS					
Parameters	Symbol	Min	Max	Unit	
Input Leakage Current (All Inputs, V <sub>in</sub> = 0 to V <sub>CC</sub> )	I <sub>kg(I)</sub>	—	± 10	μA	
Output Leakage Current ( $\bar{E}$ = V <sub>IH</sub> , or $\bar{G}$ = V <sub>IH</sub> , V <sub>OUT</sub> = 0 to 5.5 V)	I <sub>kg(O)</sub>	—	± 10	μA	
Power Supply Current ( $\bar{E}$ = V <sub>IL</sub> , V <sub>IN</sub> = V <sub>IH</sub> , or V <sub>IL</sub> , I <sub>OUT</sub> = 0), F = 1/t <sub>AVAV</sub>	I <sub>CCA</sub>	—	165	mA	
15 ns	I <sub>CCA</sub>	—	150		
20 ns	I <sub>CCA</sub>	—	140		
25 ns	I <sub>CCA</sub>	—	135		
35 ns	I <sub>CCA</sub>	—	125		
45 ns	I <sub>CCA</sub>	—	120		
55 ns	I <sub>CCA</sub>	—	110		
70 ns	I <sub>CCA</sub>	—	105		
100 ns	I <sub>CCA</sub>	—	105		
Standby Current ( $\bar{E}$ = V <sub>IH</sub> ) (TTL Levels)	I <sub>SB1</sub>	—	50	mA	
15 ns	I <sub>SB1</sub>	—	45		
20 ns	I <sub>SB1</sub>	—	40		
25 ns	I <sub>SB1</sub>	—	40		
35 ns	I <sub>SB1</sub>	—	35		
45 ns	I <sub>SB1</sub>	—	35		
55 ns	I <sub>SB1</sub>	—	30		
70 ns	I <sub>SB1</sub>	—	30		
100 ns	I <sub>SB1</sub>	—	30		
Standby Current ( $\bar{E}$ ≥ V <sub>CC</sub> - 2.0 V) (CMOS Levels)	I <sub>SB2</sub>	—	20	mA	
Output Low Voltage (I <sub>OL</sub> = 8.0 mA)	V <sub>OL</sub>	—	0.4	V	
Output High Voltage (I <sub>OH</sub> = - 4.0 mA)	V <sub>OH</sub>	2.4	—	V	

CAPACITANCE (f = 1.0 MHz, T<sub>A</sub> = 25°C, Periodically Sampled Rather Than 100% Tested)

Characteristics	Symbol	Max	Unit
Input Capacitance (Control Pins)	C <sub>in</sub>	8	pF
Output Capacitance	C <sub>Out</sub>	8	pF




Figure 1A.

## AC TEST LOADS OR EQUIVALENT




Figure 1B.

## TIMING LIMITS

The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address setup time is shown as a minimum since the system must supply at least that much time (even though most devices do not require it). On the other hand, responses from the memory are specified from the device point of view. Thus, the access time is shown as a maximum since the device never provides data later than that time.

## AC OPERATING CONDITIONS AND CHARACTERISTICS

(VCC = 5.0 V ± 10%, TA = -55°C to +125°C, Unless Otherwise Noted)

Input Timing Measurement Reference Level	1.5 V
Input Pulse levels	0 to 3.0 V
Input Rise/Falls Time	≥ 5.0 ns
Output Timing Measurement Reference Level	1.5 V
Output Load	See Figure 1

READ CYCLE (See Note 1)												
Parameters	Symbol	Alternate Symbol	6206C-15		6206C-20		6206C-25		6206C-35		Unit	Notes
			Min	Max	Min	Max	Min	Max	Min	Max		
Read Cycle Time	tAVAV	tRC	15	—	20	—	25	—	35	—	ns	2
Address Access Time	tAVQV	tAA	—	15	—	20	—	25	—	35	ns	—
$\bar{E}$ Access Time	tELQV	tAC	—	15	—	20	—	25	—	35	ns	3
$\bar{G}$ Access Time	tGLQV	tOE	—	8	—	10	—	12	—	15	ns	—
Output Hold from Address Change	tAXQX	tOH	4	—	4	—	4	—	4	—	ns	4, 5, 6
Chip Enable to Output Low-Z	tELQX	tLZ	4	—	4	—	4	—	4	—	ns	4, 5, 6
Output Enable to Output Low-Z	tGLQX	tLZ	0	—	0	—	0	—	0	—	ns	4, 5, 6
Chip Enable to Output High-Z	tEHQZ	tHZ	0	8	0	9	0	10	0	11	ns	4, 5, 6
Output Enable to Output High-Z	tGHQZ	tHZ	0	7	0	8	0	10	0	11	ns	4, 5, 6

READ CYCLE (See Note 1)												
Parameters	Symbol	Alternate Symbol	6206C-45		6206C-55		6206C-70		6206C-100		Unit	Notes
			Min	Max	Min	Max	Min	Max	Min	Max		
Read Cycle Time	tAVAV	tRC	45	—	55	—	70	—	100	—	ns	2
Address Access Time	tAVQV	tAA	—	45	—	55	—	70	—	100	ns	—
$\bar{E}$ Access Time	tELQV	tAC	—	45	—	55	—	70	—	100	ns	3
$\bar{G}$ Access Time	tGLQV	tOE	—	18	—	21	—	26	—	35	ns	—
Output Hold from Address Change	tAXQX	tOH	4	—	4	—	4	—	4	—	ns	4, 5, 6
Chip Enable to Output Low-Z	tELQX	tLZ	4	—	4	—	4	—	4	—	ns	4, 5, 6
Output Enable to Output Low-Z	tGLQX	tLZ	0	—	0	—	0	—	0	—	ns	4, 5, 6
Chip Enable to Output High-Z	tEHQZ	tHZ	0	12	0	13	0	14	0	15	ns	4, 5, 6
Output Enable to Output High-Z	tGHQZ	tHZ	0	12	0	13	0	14	0	15	ns	4, 5, 6

## NOTES:

- $\bar{W}$  is high for read cycles.
- All timings are referenced from the last valid address to the first transitioning address.
- Addresses valid prior to or coincident with  $\bar{E}$  going low.
- At any given voltage and temperature, tEHQZ(max) is less than tELQX(min), and tGHQZ(max) is less than tGLQX(min), both for a given device and from device to device.
- Transition is measured ± 500 mV from steady-state voltage with load of Figure 1B.
- This parameter is sampled and not 100% tested.

MOTOROLA SC MEMORY/ASI 65E D

## AC OPERATING CONDITIONS AND CHARACTERISTICS


 $(V_{CC} = 5.0 V \pm 10\%, T_A = -55^\circ C \text{ to } +125^\circ C, \text{ Unless Otherwise Noted})$ 

WRITE CYCLE 1 & 2 (See Note 1 and 2, $\bar{W}$ controlled)												
Parameters	Symbol	Alternate Symbol	6206C-15		6206C-20		6206C-25		6206C-35		Unit	Notes
			Min	Max	Min	Max	Min	Max	Min	Max		
Write Cycle Time	$t_{AVAV}$	$t_{WC}$	15	—	20	—	25	—	35	—	ns	3
Address Setup to Write Low Address Setup to Enable Low	$t_{AVWL}$ $t_{AVEL}$	$t_{AS}$	0	—	0	—	0	—	0	—	ns	—
Address Valid to Write High Address Valid to Enable High	$t_{AVWH}$ $t_{AVEH}$	$t_{AW}$	12	—	15	—	20	—	25	—	ns	—
Data Valid to Write High Data Valid to Enable High	$t_{DVWH}$ $t_{DVEH}$	$t_{DW}$	7	—	8	—	10	—	12	—	ns	—
Data Hold from Write High Data Hold from Enable High	$t_{WHDX}$ $t_{EHDX}$	$t_{DH}$	0	—	0	—	0	—	0	—	ns	—
Write Recovery Time Enable Recovery Time	$t_{WHAX}$ $t_{EHAX}$	$t_{WR}$	0	—	0	—	0	—	0	—	ns	—
Chip Enable to End of Write Enable Low to Enable High	$t_{ELWH}$ $t_{ELEH}$	$t_{CW}$	10	—	12	—	15	—	10	—	ns	8, 9
Write Pulse Width	$t_{WLWH}$	$t_{WP}$	12	—	15	—	20	—	25	—	ns	4
Write Low to Output High-Z	$t_{WLQZ}$	$t_{WZ}$	0	7	0	8	0	10	0	11	ns	6, 7
Write High to Output Low-Z	$t_{WHQX}$	$t_{OW}$	4	—	4	—	4	—	4	—	ns	6, 7

WRITE CYCLE 1 & 2 (See Note 1 and 2, $\bar{W}$ controlled)												
Parameters	Symbol	Alternate Symbol	6206C-45		6206C-55		6206C-70		6206C-100		Unit	Notes
			Min	Max	Min	Max	Min	Max	Min	Max		
Write Cycle Time	$t_{AVAV}$	$t_{WC}$	45	—	55	—	70	—	100	—	ns	3
Address Setup to Write Low Address Setup to Enable Low	$t_{AVWL}$ $t_{AVEL}$	$t_{AS}$	0	—	0	—	0	—	0	—	ns	—
Address Valid to Write High Address Valid to Enable High	$t_{AVWH}$ $t_{AVEH}$	$t_{AW}$	30	—	35	—	40	—	45	—	ns	—
Data Valid to Write High Data Valid to Enable High	$t_{DVWH}$ $t_{DVEH}$	$t_{DW}$	14	—	16	—	18	—	20	—	ns	—
Data Hold from Write High Data Hold from Enable High	$t_{WHDX}$ $t_{EHDX}$	$t_{DH}$	0	—	0	—	0	—	0	—	ns	—
Write Recovery Time Enable Recovery Time	$t_{WHAX}$ $t_{EHAX}$	$t_{WR}$	0	—	0	—	0	—	0	—	ns	—
Chip Enable to End of Write Enable Low to Enable High	$t_{ELWH}$ $t_{ELEH}$	$t_{CW}$	12	—	15	—	18	—	20	—	ns	8, 9
Write Pulse Width	$t_{WLWH}$	$t_{WP}$	30	—	35	—	40	—	45	—	ns	4
Write Low to Output High-Z	$t_{WLQZ}$	$t_{WZ}$	0	12	0	13	0	16	0	24	ns	6, 7
Write High to Output Low-Z	$t_{WHQX}$	$t_{OW}$	4	—	4	—	4	—	4	—	ns	6, 7


## NOTES:

1. A write occurs during the overlap of  $\bar{E}$  low and  $\bar{W}$  low.
2. If  $\bar{G}$  goes low coincident with or after  $\bar{W}$  goes low, the output will remain in a high impedance state.
3. All timings are referenced from the last valid address to the first transitioning address.
4. If  $\bar{G} \geq V_{IH}$ , the output will remain in a high impedance state.
5. At any given voltage and temperature,  $t_{WLQZ}(\text{max})$  is less than  $t_{WHQX}(\text{min})$ , both for a given device and from device to device.
6. Transition is measured  $\pm 500$  mV from steady-state voltage with load of Figure 1B.
7. This parameter is sampled and not 100% tested.
8. If  $\bar{E}$  goes low coincident with or after  $\bar{W}$  goes low, the output will remain in a high impedance state.
9. If  $\bar{E}$  goes high coincident with or before  $\bar{W}$  goes high, the output will remain in a high impedance state.


READ CYCLE 1 ( $\bar{E} = V_{IL}, \bar{G} = V_{IL}$ )

## MOTOROLA SC (MEMORY/ASI 65E D


## READ CYCLE 2



**WRITE CYCLE 1 ( $\bar{W}$  Controlled)**



**WRITE CYCLE 2 ( $\bar{E}$  Controlled)**



MOTOROLA SC (MEMORY/ASI 65E D)