


Programmable Delay Line (TTL)

62A Series

- 48 Pin Dip Package • Digitally Programmable in 64 Delay Steps (4 Bits)

**Specifications:**

- Operating Temperature : 0°C to 70°C
- Temperature Coefficient : 300 ppm/°C
- Logic 1 Input Voltage : 2V min; 5.5V max
- Logic 1 Input Current : 100 μ A @ 2.4V, 2mA @ 5.5V
- Logic 0 Input Voltage : 0.8V max
- Logic 0 Input Current : -4mA max
- Logic 1 Output Voltage : 2.4V min
- Logic 0 Output Voltage : 0.4V max
- Rise Time : 4ns max

Test Conditions:




- Vcc=5.0Vdc, Temp. 25°C
- Time delay measured at the 1.5 volt level of the leading edge
- Rise time measured from .75V to 2.4 volts
- Output loaded with 15pf
- Input pulse width: 3 $\times$ max time delay
- Pulse amplitude: 3.0 volts
- Pulse spacing: 1000ns

PART NO.	ZERO STEP (ns)	MAX. DELAY (ns)	PER STEP (ns)
62A-063	20 $\pm$ 2	83	1 $\pm$ 0.5
62A-126	20 $\pm$ 2	146	2 $\pm$ 0.6
62A-189	20 $\pm$ 2	209	3 $\pm$ 0.7
62A-252	20 $\pm$ 2	272	4 $\pm$ 0.8
62A-315	20 $\pm$ 2	335	5 $\pm$ 1.0
62A-378	20 $\pm$ 2	398	6 $\pm$ 1.2
62A-441	20 $\pm$ 2	461	7 $\pm$ 1.4
62A-504	20 $\pm$ 2	524	8 $\pm$ 1.6
62A-567	20 $\pm$ 2	587	9 $\pm$ 1.8
62A-630	20 $\pm$ 2	650	10 $\pm$ 2.0

Truth Table

ADDRESS						DELAY OUT
6	5	4	3	2	1	
0	0	0	0	0	0	T ₀
0	0	0	0	0	1	T ₁
0	0	0	0	1	0	T ₂
0	0	0	0	1	1	T ₃
0	0	0	1	0	0	T ₄
0	0	0	1	0	1	T ₅
0	0	0	1	1	0	T ₆
0	0	0	1	1	1	T ₇
0	0	1	0	0	0	T ₈
0	0	1	1	1	1	T ₁₅
0	1	0	0	0	0	T ₁₆
0	1	1	1	1	1	T ₂₂
1	0	0	0	0	0	T ₂₃
1	1	1	1	1	1	T ₆₃

1 = Logic 1

T₀ = Reference or inherent delay of unitT₁ - T₆₃ Multiplier of incremental delay.

White Dot locates Pin 1

Unit: Inch