

950 Rittenhouse Rd., Norristown, PA 19403 • Tel.: 215/666-7950 • TWX: 510/660-4168

6508 MICROPROCESSOR WITH RAM AND I/O

DESCRIPTION

The 6508 is a low-cost microcomputer system capable of solving a broad range of small-systems and peripherl-control problems at minimum cost to the user.

One full page (256 bytes) of RAM is located (on chip) concurrently at Page 0 and Page 1, allowing Zero Page Addressing and stack operations with no additional RAM.

An 8-bit Bi-Directional I/O Port is located on-chip with the Output Register at Address 0 0 0 1 and the Data-Direction Register at Address 0000. The I/O Port is bit-by-bit programmable.

The Three-State sixteen-bit Address Bus allows Direct Memory Accessing (DMA) and multiprocessor systems sharing a common memory.

The internal processor architecture is identical to the MOS Technology 6502 to provide software compatibility.

FEATURES OF THE 6508

- 8-Bit Bi-Directional I/O Port
- 256 Bytes fully Static RAM (internal)
- Single +5 volt supply
- N channel, silicon gate, depletion load technology
- Eight bit parallel processing,
- 56 Instructions
- Decimal and binary arithmetic
- Thirteen addressing modes
- True indexing capability
- Programmable stack pointer
- Variable length stack
- Interrupt capability
- 8 Bit Bi-Directional Data Bus
- Addressable memory range of up to 65K bytes
- Direct memory access capability
- Bus compatible with M6800
- Pipeline architecture
- 1 MHz and 2MHz operation
- Use with any type or speed memory

6508 PIN CONFIGURATION

RES	1	40	Ø, IN
Ø, IN	2	39	R/W
ĪRQ	3	38	DB.
AEC	4	37	DB,
V _{DD}	5	36	DB ₂
A.	6	35	DB,
A۱	7	34	DB.
Az	8	. 33	DB.
A,	9	32	DB.
A,	10	31	DB,
A,	11	30	P _e
A.	12	29	P,
Α,	13	28	P ₂
A,	14	27	P ₃
Α,	15	26	P ₄
A ₁₀	16	25	P _s
A 11	17	24	P.
A,,	18	23	Ρ,
Α,,	19	22	A,,
VSS	20	21	A14
			l

6508 CHARACTERISTICS

MAXIMUM RATINGS

RATING	SYMBOL	VALUE	UNIT
SUPPLY VOLTAGE	Vcc	- 0.3 to + 7.0	Vdc
INPUT VOLTAGE	Vin	-0.3 to +7.0	Vdc
OPERATING TEMPERATURE	TA	0 to +70	•c
STORAGE TEMPERATURE	†STG	-55 to +150	•c

This device contains input protection against damage due to high static voltages or electric fields; however, precautions should be taken to avoid application of voltages higher than the maximum rating.

ELECTRICAL CHARACTERISTICS (Vcc = $5.0V \pm 5\%$, Vss = 0, TA = 0° to + 70° C)

CHARACTERISTIC	SYMBOL	MIN.	TYP.	MAX.	UNIT
Input High Voltage					
Ø ₁ , Ø _{2(in)}	VIH	Vcc - 0.2	_	Vcc + 1.0V	Vdc
Input High Voltage RES, P•∙P₁RQ, Data		Vss + 2.0	_	_	Vdc
Input Low Voltage					
Ø ₁ , Ø _{2(in)}	VIL	Vss - 0.3	_	Vss + 0.2	Vdc
RES, PP. IRQ, Data		/	(·Vss + 0.8	Vdc
Input Leakage Current					
(V _{in} = 0 to 5.25V, Vcc = 5.25V) Logic	lin	_	_	2.5	μΑ
Ø ₁ , Ø ₂ (in)			_	100	μА
Three State (Off State) Input Current					
$(V_{in} = 0.4 \text{ to } 2.4\text{V}, \text{Vcc} = 5.25\text{V})$	<u> </u>			40 .	
Data Lines	ITSI		-	10	μΑ
Output High Voltage					
(I _{OH} = -100μAdc, Vcc = 4.75V) Data, AO·A15, R/W, P₀·P₁	VOH	Vss + 2.4	-	_	Vdc
Out Low Voltage					
(I _{OL} = 1.6mAdc, Vcc = 4.75V) Data, A0-A15, RW, P₀-P₁	VOL	_		Vss + 0.4	Vdc .
Power Supply Current	ICC	_	125		mA
Capacitance	С		•		pF
$V_{in} = O, T_A = 25^{\circ}C, f = 1MHz$	_			40	
Logic, P₀-P,	C _{in}	_	_	10	
Data		_	_	15	
AO-A15, RW	C _{out}	_	_	12	
Ø,	c _Ø ,		30	50	
Ø,	C⊘,	_	50	80	

AC CHARACTERISTICS

1 MHz TIMING

2 MHz TIMING

ELECTRICAL CHARACTERISTICS (VCC = 5V \pm 5%, VSS = 0V, TA = 0° - 70°C)

CLOCK TIMING

CHARACTERISTIC	
Cycle Time	
Clock Pulse Width (Measured at VCC - 0.2V)	Ø1 Ø2
Fall Time, Rise Time (Measured from 0.2V to VCC	C - 0.2V)
Delay Time between Clocks (Measured at 0.2V)	

SYMBOL	MIN.	TYP.	MAX.
TCYC	1000	_	_
PWHØ1 PWHØ2	430 470	-	_
T _F , T _R	 _		25
TD	0		_

MIN.	TYP.	MAX.	UNITS
500	_	_	ns
215 235	_	-	ns ns
_	_	15	ns
0	_	_	ns

READ/WRITE TIMING (LOAD = 1TTL)

CHARACTERISTIC
Read/Write Setup Time from 6508
Address Setup Time from 6508
Memory Read Access Time
Data Stability Time Period
Data Hold Time-Read
Data Hold Time-Write
Data Setup Time from 6508
Address Hold Time
R/W Hold Time
Delay Time, Address valid to ⊘2 positive transition
Delay Time, Ø2 positive transition to Data valid on bus
Delay Time, Data valid to Ø2 negative transition
Delay Time, R/W negative transition to ⊘2 positive transition
Delay Time, Ø2 negative transition to Peripheral Data valid
Peripheral Data Setup Time
Address Enable Setup Time

SYMBOL	MIN.	TYP.	MAX.
T _{RWS}	_	100	300
TADS	_	100	300
TACC	_	_	575
TDSU	100	_	
· T _{HR}		_	-
THW	10	30	
TMDS	-	150	200
THA	10	30	
THRW	10	30	
TAEW	180	_	
T _{EDR}	-		395
T _{DSU}	300		
TWE	130	-	
T _{PDW}	_	_	1
TPDSU	300		
TAES			60

MIN.	TYP.	MAX.	UNITS
	100	150	ns
_	100	150	ns
_	_	300	ns
50	-		ns
			ns
10	30		ns
	75	100 -	ns
10 .	30		ns
10	30		ns
			μS
			ns
		60	ns

2294173 COMMODORE SEMICONDUCTOR

SIGNAL DESCRIPTION

Clocks $(\emptyset_1, \emptyset_2)$

The 6508 requires a two phase non-overlapping clock that runs at the Vcc voltage level.

These outputs are TTL compatible, capable of driving one standard TTL load and 130 pf.

Data Bus (D₀·D₇)

Eight pins are used for the data bus. This is a Bi-Directional bus, transferring data to and from the device and peripherals. The outputs are tri-state buffers capable of driving one standard TTL load and 130 pf.

Reset

This input is used to reset or start the microprocessor from a power down condition. During the time that this line is held low, writing to or from the microprocessor is inhibited. When a positive edge is detected on the input, the microprocessor will immediately begin the reset sequence.

After a system initialization time of six clock cycles, the mask interrupt flag will be set and the microprocessor will load the program counter from the memory vector locations FFFC and FFFD. This is the start location for pro-

gram control.

After Vcc reaches 4.75 volts in a power up routine, reset must be held low for at least two clock cycles. At this

time the R/W signal will become valid.

When the reset signal goes high following these two clock cycles, the microprocessor will proceed with the normal reset procedure detailed above.

Interrupt Request (IRQ)

This TTL level input requests that an interrupt sequence begin within the microprocessor. The microprocessor will complete the current instruction being executed before recognizing the request. At that time, the interrupt mask bit in the Status Code Register will be examined. If the interrupt mask flag is not set, the microprocessor will begin an interrupt sequence. The Program Counter and Processor Status Register are stored in the stack. The microprocessor will then set the interrupt mask flag high so that no further interrupts may occur. At the end of this cycle, the program counter low will be loaded from address FFFE, and program counter high from location FFFF, therefore transferring program control to the memory vector located at these addresses.

Address Enable Control (AEC)

The Address Bus is valid only when the Address Enable Control line is high. When low, the Address Bus is in a high-impedance state. This feature allows easy DMA and multiprocessor systems.

I/O Port (P₀-P₇)

Eight pins are used for the peripheral port, which can transfer data to or from peripheral devices. The Output Register is located in RAM at Address 0001, and the Data Direction Register is at Address 0000. The outputs are capable at driving one standard TTL load and 130 pf.

Read/Write (R/W)

This signal is generated by the microprocessor to control the direction of data transfers on the Data Bus. This line is high except when the microprocessor is writing to memory or a peripheral device.

The 6508 economizes on chip area by locating Page Zero and Page One concurrently in the same 256 NOTE: bytes of RAM. This allows Page Zero addressing, with stack operations in Page One, with only 256 bytes of memory on-chip, resulting in lower chip area and hence, cost. During the initialization sequence, the stack pointer should be started at location 01FF. When talking to internal RAM, the Data Bus is in a highimpedance state.

ADDRESSING MODES

ACCUMULATOR ADDRESSING—This form of addressing is represented with a one byte instruction, implying an operation on the accumulator.

IMMEDIATE ADDRESSING—In immediate addressing, the operand is contained in the second byte of the instruction, with no further memory addressing required.

ABSOLUTE ADDRESSING—In absolute addressing, the second byte of the instruction specifies the eight low order bits of the effective address while the third byte specifies the eight high order bits. Thus, the absolute addressing mode allows access to the entire 65K bytes of addressable memory.

ZERO PAGE ADDRESSING—The zero page instructions allow for shorter code and execution times by only fetching the second byte of the instruction and assuming a zero high address byte. Careful use of the zero page can result in significant increase in code efficiency.

INDEXED ZERO PAGE ADDRESSING—(X, Y indexing)—This form of addressing is used in conjunction with the index register and is referred to as "Zero Page, X" or "Zero Page, Y." The effective address is calculated by adding the second byte to the contents of the index register. Since this is a form of "Zero Page" addressing, the content of the second byte references a location in page zero. Additionally, due to the "Zero Page" addressing nature of this mode, no carry is added to the high order 8 bits of memory and crossing of page boundaries does not occur.

INDEXED ABSOLUTE ADDRESSING—(X, Y indexing)—This form of addressing is used in conjunction with X and Y index register and is referred to as "Absolute, X," and "Absolute, Y." The effective address is formed by adding the contents of X and Y to the address contained in the second and third bytes of the instruction. This mode allows the index register to contain the index or count value and the instruction to contain the base address. This type of indexing allows any location referencing and the index to modify multiple fields resulting in reduced coding and execution time.

IMPLIED ADDRESSING—In the implied addressing mode, the address containing the operand is implicitly stated in the operation code of the instruction.

RELATIVE ADDRESSING—Relative addressing is used only with branch instructions and establishes a destination for the conditional branch.

The second byte of the instruction becomes the operand which is an "Offset" added to the contents of the lower eight bits of the program counter when the counter is set at the next instruction. The range of the offset is - 128 to + 127 bytes from the next instruction.

INDEXED INDIRECT ADDRESSING—In indexed indirect addressing (referred to as [Indirect, X]), the second byte of the instruction is added to the contents of the X index register, discarding the carry. The result of this addition points to a memory location on page zero whose contents is the low order eight bits of the effective address. The next memory location in page zero contains the high order eight bits of the effective address. Both memory locations specifying the high and low order bytes of the effective address must be in page zero.


INDIRECT INDEXED ADDRESSING—In indirect indexed addressing (referred to as [Indirect, Y]), the second byte of the instruction points to a memory location in page zero. The contents of this memory location is added to the contents of the Y index register, the result being the low order eight bits of the effective address. The carry from this addition is added to the contents of the next page zero memory location, the result being the high order eight bits of the effective address.

ABSOLUTE INDIRECT—The second byte of the Instruction contains the low order eight bits of a memory location. The high order eight bits of that memory location is contained in the third byte of the instruction. The contents of the fully specified memory location is the low order byte of the effective address. The next memory location contains the high order byte of the effective address which is loaded into the sixteen bits of the program counter.

INSTRUCTION SET-ALPHABETIC SEQUENCE

ADC AND ASL	Add Memory to Accumulator with Carry "AND" Memory with Accumulator Shift left One Bit (Memory or Accumulator)	LDA Load Accumulator with Memory LDX Load Index X with Memory LDY Load Index Y with Memory LSR Shift One Bit Right (Memory or Accumulator)
BCC BCS BEQ	Branch on Carry Clear Branch on Carry Set Branch on Result Zero	NOP No Operation
BIT	Test Bits in Memory with Accumulator	ORA "OR" Memory with Accumulator
BMI BNE BPL BRK BVC BVS	Branch on Result Minus Branch on Result not Zero Branch on Result Plus Force Break Branch on Overflow Clear Branch on Overflow Set	PHA Push Accumulator on Stack PHP Push Processor Status on Stack PLA Pull Accumulator from Stack PLP Pull Processor Status from Stack
CTA CTD CTC	Clear Carry Flag Clear Decimal Mode Clear Interrupt Disable Bit Clear Overflow Flag	ROL Rotate One Bit Left (Memory or Accumulator) ROR Rotate One Bit Right (Memory or Accumulator) RTI Return from Interrupt RTS Return from Subroutine
CMP CPX CPY	Compare Memory and Accumulator Compare Memory and Index X Compare Memory and Index Y	SBC Subtract Memory from Accumulator with Borrow SEC Set Carry Flag SED Set Decimal Mode
DEC DEX DEY	Decrement Memory by One Decrement Index X by One Decrement Index Y by One	SEI Set Interrupt Disable Status STA Store Accumulator in Memory STX Store Index X in Memory STY Store Index Y in Memory
EOR	"Exclusive-or" Memory with Accumulator	
INC INX INY	Increment Memory by One Increment Index X by One Increment Index Y by One	TAX Transfer Accumulator to Index X TAY Transfer Accumulator to Index Y TSX Transfer Stack Pointer to Index X TXA Transfer Index X to Accumulator
JMP JSR	Jump to New Location Jump to New Location Saving Return Address	TXS Transfer Index X to Stack Register TYA Transfer Index Y to Accumulator


PROGRAMMING MODEL



INSTRUCTION SET - OP CODES, Execution Time, Memory Requirements

	ISTRUCTIONS		104	TE	4880	DLU	1	HAG	PAGE	П	ACCI	116	Τ.	MP()	20	- 0	NO 1	,	(18)	OLY	1	2710	ŧι	Γ,	1 36	7		8 T		ELAT			DIRE (***		<u>'</u>					coo		
	OPERATION				OP						PIN			PIN		OP			ŌP	N	do	PN	10	OP	N	•		N I	• 0	PN	11*	OΡ	М		ОP	×	O	N	ž	c		- 1	٠.	٧.
MON!C	A+M+CPA '2"	69	2					85		_	+	+	Ť	+	+-	61			71		,	5 4	12	70	4	3	79	4	3	T	Т	Τ	П	П		Г	П	1	1	7	•			1
D C	A 10- V- 11	ı			20			25		2	1	1	1	1	1				31		- 1	8 4						4		j	1	١.	1	H			H	,	1	٠	-	, ,		٠
N D		20	12	1,1							. 1.	١.		1	1	1	Γ.	ľ	-	- 1		a a			,	3		1	1	1	1	1	1	П			ı	1	1	1			-	•
5 L	C 7 1			1	øE .	° I	3	#6	۱,	' ['	٦١'	ľ	1	1		l	l	1 1		١	T	٦,	Т	1		ı				e 2	. 2	1	1	H			1 1	١.	-					-
C C	BRANCH ON C=# 41	١					H	- 1	- 1	1	1	1	1	1	1	l	1	11		1	1	- 1	ł	1		ll				4 2		1	1	11		1	П	-					-	
C S	BRANCH ON C≈1 12	L	L	L	Ш	_	Ц	4	-1	4	-+	+	4-	+	+-	├	╀	Н	Н	-	┿	-+-	┿	╁╌	┿	Н	Н	Н	_	6 2	_	+	†	1		1	Н	T.	$\overline{}$	·-		_	:-	
ΕO	BRANCH ON Z=1 12	1					Ш	ł		1	- 1	- [1	1	1	1	1	П			-	-	1	1	1	1]	l	H	ľ	٦,	١.	1	1			ı	Н	u.						٧.
į T	A M	l			2C	4	3	24	3	2	-	1	1	1	1	1	1	1			١	١	1	1	1	Н		Н	١.		, ,	1	1	1		Į.	١t	1.7						
M I	BRANCH ON N=1 12	1						- 1		-1		1	1	1			1			ı	-	1		Ĺ	1			H				1	1			ı	H	Ü	į.				_	
N É	BRANCH ON 2= # 0	1	1		1 1	•	l	1	- 1	1	- 1	-	1	Ţ	ļ	ļ	1	H			-	- 1	ı		1	H				* 1			1	U	1	ı	Н	1	-					
PL	BRANCH ON N=8 12		1	ì		i	l	l	١	ı	- [-1	1	-	1	1_	1	1			\perp		丄	L	L	L		Ц	ناـــــــــــــــــــــــــــــــــــــ	9	2 2	1	4	4	ļ	↓_	H	۲			_	_	÷	÷
як	(See Fig. 1)	+-	\vdash	†	\vdash	Н	П			7	ヿ	1	•	6 7	٦,	Т	Т	П		П	Ţ	T	1	1	1			l	ı	- [1	1	1		ı	1	11		-	•		٠.	•	•
V C	BRANCH ON V=# 12	.l	ı	ı		ŀ	ı			- 1	-	ł		-	1		1	1	۱ ا	ı	1	- 1	١	1	1	i	, ;	П		ø :		•		1	l	1	11	١.	٠	•		•	•	•
v s	BRANCHONV=1 3		1	1	1	ſ	t t	- 1	İ	1	ı	- 1	Ţ	1	1	П	1	1		П	1	- 1		1		1		1	17	9 :	2 2	1		1	İ	Ĺ	11	-	•	-		•	•	1
	3	1	1	1		l	П		1	- 1	١	- [.	١,	. 2	ı,	1	ł	ı		Н	ı	- 1	1	1	1	1	1			1	1	1	ı	1	l	ļ	П	١.	•	•	i	•	-	•
r c	#=C	1	1	1	1	ł	1 1			1	- 1	- 1	0		1	Ī	ł	1	t	1 1	1	1	1	1	1	1	1				- [1	1	1		1	П		٠	٠		٠.	ş	٠
L D	1-0	↓_	╀-	╄	<u> </u>	⊢	Н	Н	Н	+		+	- 5	_	_	┿	╅	╁╌	├	Н	+	+	+	+-	+	╈	一	H	#	┪	+	+	1	T	1	Т	П	$\overline{}$,	-	▔
L 1	9=1	1	1	1	1	1	П				1	1		•		1			ı	ı		- 1	1	1	1			H	Н	1	-	i	1	1.	1	1		١.		,			-	,
F A	≤ −V	1	1	-	1		U				- 1	- 1	P	٠,	ʻ Į'		6	_	١	l, i	١, ١.	<u>,,</u> [١.	, ₀ ,		1	09	4	3	1	1		1	1	1	1		14	, ,	, ,	,			
M P	A-M !!	1			CD					2	ı	- 1	1	1	1	C	١٥	12	D١	1	ا ۱	۱ "	~ '	ľ	Т	ľ	1	ľ	ľΙ	- 1	ı	1	1	1		1	1	14	, ,	,	,			
7 X	X-M	E#			EC					2	- 1	- 1	1	- 1	1	1	1	1	1	1	Н	٠ ا	-	1	1	ł	1	1	Н	- 1	1		1	1	1		Į,	12	, :	, .	,			
PΥ	Y-W	C#	2	2	cc				3	2		┙	┸		ᆚ	┸	4	1	╙	↓	Н		4	+	+	+-	\vdash	\vdash	⊦∔	-	+	+-	╁	╁	╁	╁	╀	۲	, 	_	-	.	-	_
E C	¥-!+N	Т	Т	Τ	CE	6	3	Cē	5	2		T		- [-1"	1	1	1	1		l l	D6	6 j:	P1	۱'ا	l ₃	1	1	l	- 1	- 1	1	1	ļ	1		1	1	, '					
E X	X-1-X	1	1		1	1			1	Н	1	1	c	×	։ ի	1	1	1	1		H	-4	١	1	1	1			l	ı	1	1	1	1		1	1	1.	. •		•	•	-	•
EY	Y-1=Y	1	1	1	1	1	Г		•		- 1	- 1	a	18	2 s	1	ļ		1	1	Н		- [-			1			ı	- 1	1		1		1	1	1'	. •		•	•	٠	•
O R	1	49	12	2	40	4	3	45	3	2	١	ı	1	- 1	İ	41	. 6	2	51	5							50	14	3	- 1	- 1	1	Ţ	1	1	1	1	11	′ •		•	•	•	•
	Melen	1	ľ	ľ		8			5	<u>'</u>	1	-	1	1	-	1	1	1		1		F6							H	_ [_			_L		L	丄	Ŀ	<u>_</u> :	_	٠_	<u>.</u>	÷	٠
		+-	+	+	+	۴	Ť	٣	Ť	H		-	٦,	8	<u>,</u>	+	+	+	✝	†	Н	┪	1	\top	1	1	T	Τ	П	╛	Т	Т	Т	T	T	Γ	Τ	1	, -	1	•	•	٠	٠
N X	X+1=X	1	1	1	1	1	1	1		۱ ۱		1		28	- 1	1	1		1	1	l	ı	1	1	ı	1	1	1	11	-	1		1	ı	١	1		1	, .	,	•	•	•	٠
NY	Y+1+Y	1	1	١	1	1		•	ŀ	11		1	l ľ	- 1	٦,	1	1	1	1	1	11	1	1	1	1	1	1	1	11	- 1		6	c 5	3	1	1	1	1.						٠
мР	JUMP TO NEW LOC	1	1	1	4C	1-	3	ĺ	l	, l		١	ı	ı	l	1	ļ	1		1	ı, l		1	1	ļ	I			H	- 1		1	ł	1	1	1		1.						
JSR	(See Fig. 2) JUMP SUE	١.	1	1	28	1	3	ĺ	1	H	- 1			.			. [.	1	Į,	1.	١,١	85	. 1	2 8	٨	1,	Be		ا وا	- 1	1	1	1	١	1	1	1	١.	, .	,				
	¥-A	AS	2	2	ΑD	1	3	A5	3	2			Ш		Ц.	^	<u>'</u> L'	ľ	181	ľ	ائا	33	١.	. l.	٦.	٦	1	1	۲	_	Ļ	4	ı.	4	+	4	÷	4				-		
. o x	M►X	· A	2	2	ΑE	4	3	A6	3	2			Т	П	Т	Τ	Т	Т	Τ	Т	П	П	П	Т	Т	Т	ØE	4	3	1	1		1		Ве	٠ ٠	2	1	1	1	•	٠		•
			- 1							2		Į Į	J	į	1	1	1		1	1	H	84	4	2 8	c 4	3	1	1	H	ı	1		ı	1.	1	1	1	1	, ,	•	٠	٠	÷	•
. D Y	l	r	١,	ľ	45		1	ı ı	5		4.4	2	, 1	- 1	1	F	ł	1	1	1	t f				٤],			1	11	- 1		ı	I	1	1	1	1	١,	1	1	1	-	•	
. S A	βC		ļ		1.5	ľ	ľ	۱"	ľ	ľ	"		- 1	EA	٠,	, I	ļ	1	1	1	Н		J	ł	ı				H	ı		1	ĺ	ł	1	1	t	1.			•	•		٠
	NO OPERATION	1		1	1.	١.	L	9 5	,	1.		ı	1	~	^ '	١.	۱,	١,	١,,	5	2	15	4	2 .	، ا ه	13	1,0	4	3	- 1		1	1	1	1	1		1	,	,				-
) R A	AVM A	94	2	12	80	"	13	P5	13	Ľ	⊢	Н	-+	48	,	. '	+	ť	+-	۳	H		-	+	+	Ť	+	+	Н	_	1	+	+	-	T	+	+	+	-	-	-	$\overline{}$	Ξ	_
PHA	A-45 S-1-5	ı	l	1	1		1	1	1		ı			1	- 1	1.	l	1	1	ı	ļ l			ı	1	ļ	1	1	11		H	Į	1	ł	ı		1	ł					ř	
P H P	P=46 3-1=5	1	1	1	1	1	1	1	-	П		۱. ا			3	١.	1	1	1	1	11		١ ا	1	1	ŧ	ł	1	H			-	-1	1		1	ł	1	,	,				
PLA	S+1=5 MS=A		1	1	I		l	!	1	1		Ιl	1 1	68	٠	١.	1	1	ĺ		1 1			Į	ı	1	1	1	ļļ	١. ١	, 1	ļ	-1	ı	ı	ļ				RES				
P L P	S+1=5 Mg=P	1	1	1	1	1	1	l	1	1	1		įţ	26	4	١.		1	1.		1.1			. [1	1	1	-1	١l		ı	١	- [1	İ	1	1	1				···	.,	
101	Q 0-0	1	1	1	26	16	3	26	5	2	ZA	2	1	- 1		ľ	1	1			Ľ			2 3				1	Ш		Ш	4		4	1	4	4	4	<u> </u>		4	<u>.</u>	<u>.</u>	_
ROA		-	╅	+	66			66					П		\Box	Т	Т	Т	Т	Т	П	76	6	2 7	€ 7	7 3	۱,				H	-1		- 1	1	1	1	1	•	1	1		•	•
 	(Sea Fig 1) RTRN 8		ł	1	1	1	1	1	1	1	ı	H	ı	46		١.	1	1	1	1			1	-		1		1	13			1.	- 1	i	1	١	ĺ	j	(I	RES	TO	Æ	J)	
			1	1		1		1	1	1	ŀ	1				ď	1	1	1	1	Γ		[]	1	1	1		1			ll	- [-1	- [I	1	Ì	٠	•	•	٠	٠	٠
H T 5		"]_	٦	J.	2 €0	٦.	١.		١,	l	1		H				٠, ١,	١,	F		.]2	Få	۱. ا	2 1	ا ه	د اء	1		3		ı I			İ	İ	1	1	١.	•	•	(3)		٠	
5 R C	1 45	" F	* ²	۱,	. •.	1	1.	153	۲,	ł	1	1	1 1	38	2	, ľ	1	1	1	ľ	1	1	1 1		- 1	- 1	1			Ī	1 1	1	- 1	1		1	1	1	-		1	-		
S E C		1	- [- [1	ı	1	1	1	1		1 1		- 1	1	1	١		1			1	H	- 1	ł		1		1			- 1	.1	1	1		- 1					1	
5 E 0	1 PD	ᆚ		╝	1	\perp	1	L	1.	L	<u> </u>	L		FB	17 1		4	4	+	+	+-	⊢	Н	Н	-+	+	+	+	+-	\vdash	╂╾┤	+	-+	\div	+	+	+	+	-	-	÷	-	-	_
Ş E I	12-1	T	T	T	Т	T	T	Г	T	Г	1	1.	ĻΙ	78	7		- (ł	1	1	1			ŀ. I	1	. I.	١.	١.		ŀ .	1		- 1	Ħ	1	1	-	- 1				٠		
S T A	A M	I	-[- 1	ac	0 4		85		15	1	1	1	ŀ	1	ľ	۰۰ J	5 i	5 9.	6	Įż	95	1	2	10	5 S	3 8	9 5	3	l		H	- }	1	1.	_	. ا	.1				Ī		
5 T X	L .	1	- 1	1	01	E	13	86	ı İs	2	1	1.		i '	1	.1	- 1	١	1	1	1	1		I٠I	1	- 1	1.	1	1	ŀ	t I	1	- 1	- [•	•	4	2	•	•	•	•	•	
5 T Y		- 1	- 1	1	80		, 3				1	1			ΙI	1	- [1	1	I	1	94	4	2	- 1	1	Ţ	1		ł	1 1	Н	J	- 1	1				•	•	٠	٠	٠	
T A 7	1	-1	- 1	- 1	1	1	-1			1	1	1		w	2	1	- 1	- 1	1		1	1	1		- [- 1	1	1	1	1	1			╝	1	┚		┙	1	_	٠			
		+	-+	+	+	+	+	+	+	+	┿	╁	٠	148	1	7	+	+	+	+	+	1	į.	М	1	1	┪	1	1	1	Т	П	٦	7	T	T	Т	Т	7	1	٠	•	•	_
TAI		- [-	1	1	ŧ	ł	1	1		1	1	1	BA	۱, ۱	. 1	- [1	1	ĺ	Ì	Ţ	1	1	Ī	- [1	Į		l	1	ll	ļ	- 1	1	- 1	I	- 1	1	1	•	-		
T S)	1		1		1	1	1	ı	į	1	1	1	1	i	,	. 1		ı	4.		1	•	1	i I	Į	- 1	1	i		1		ı	ı		ı	ı	1	1		,		٠		
T X /		- 1	.	- 1	1	١	-	1	1	1	1	1	1-	*	1 - 1	•	1	٠	4	٠.	<u>-</u> f	١٠٠	t .	1 1	~	1	1	1	1	1	1	1 1	- 1		1	١	Ì	1	-					,
T X 5		1	-1	Į	1	Į		ļ	1	1	1	1	1	PΑ	2	[1]	J	١		-	1	1	1	11	ŀ	. 1	ŀ	1	1	1	1	11	1	IJ	I	- [Į	Ţ		,				
T Y /	A YPA	- 1	- 1	١		_1	_l		┸	L	L	L	L	98	[2	Ľ	i	_1	┸	┸	丄	ــــــــــــــــــــــــــــــــــــــ	1_	ш	_		_		ᆚ	1_	1.	ш	_	ш	_	4			<u>-</u> -	÷		_	_	_
				_																				AD	n		٠		¥	EX	CLU!	SIVE	OR			N	NO	CY	CLE	:8				
	1 TO N IF PAGE BOU	NOA	AY IS	S CF	1055	ED							NO												BTR	ACT			į,		DIF!						ю							
(1) AD(TO N IF BRANCH O	CCU	AS T	ro s	AME	PA	GE NT "	ACE					NOI													1			•)T MI		IE0			-								
									••			•	ACC	11541	M AT	n R							•	AN	10				-	LLC.	, i Mi	الالاب	ıEV											
AD(D2 TO N IF BRANCH O	ccu	H5 I																																									
(3) CY2	D 2 TO IN IF BRANCH O RRY NOT=BORROW IN DECIMAL MODE Z FLA											M	ME	AOR	Y PE	A E			E AD		85		٧	OF	ı					, ме	MO	AY B	1T 7											

Note: MOS Technology cannot assume liability for the use of undefined OP Codes



APPLICATIONS NOTES

Locating the Output Register at the internal I/O Port in Page Zero enhances the powerful Zero Page Addressing instructions of the 6508.

By assigning the I/O Pins as inputs (using the Data Direction Register) the user has the ability to change the contents of address 0001 (the Output Register) using peripheral devices. The ability to change these contents using peripheral inputs, together with Zero Page Indirect Addressing instructions, allows novel and versatile programming techniques not possible earlier.

MOS TECHNOLOGY, INC. reserves the right to make changes to any products herein to improve reliability, function or design. MOS TECHNOLOGY, INC. does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others.