

74ABT2541

Octal Buffer/Line Driver with 25Ω Series Resistors in the Outputs

General Description

The 'ABT2541 is an octal buffer and line driver designed to drive the capacitive inputs of MOS memory drivers, address drivers, clock drivers, and bus-oriented transmitters/receivers. Functionally identical to the 'ABT541.

The 25Ω series resistors in the outputs reduce ringing and eliminate the need for external resistors.

Features

- Guaranteed output skew
- Guaranteed multiple output switching specifications

- Output switching specified for both 50 pF and 250 pF loads
- Guaranteed simultaneously switching noise level and dynamic threshold performance
- Guaranteed latchup protection
- High impedance glitch free bus loading during entire power up and power down cycle
- Nondestructive hot insertion capability
- Disable time less than enable time to avoid bus contention


Commercial	Package Number	Package Description
74ABT2541CSC (Note 1)	M20B	20-Lead (0.300" Wide) Molded Small Outline, JEDEC
74ABT2541CSJ (Note 1)	M20D	20-Lead (0.300" Wide) Molded Small Outline, EIAJ
74ABT2541CMSA (Note 1)	MSA20	20-Lead Molded Shrink Small Outline, EIAJ Type II
74ABT2541CMTC (Notes 1, 2)	MTC20	20-Lead Molded Thin Shrink Small Outline, JEDEC

Note 1: Devices also available in 13" reel. Use suffix = SCX, SJX, MSAX and MTCX.


Note 2: Contact factory for package availability.

Connection Diagram

Pin Assignment for SOIC and SSOP



Schematic of Each Output



Truth Table

Inputs		Outputs	
OE ₁	OE ₂	I	ABT2541C
L	L	H	H
H	X	X	Z
X	H	X	Z
L	L	L	L

H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial
Z = High Impedance

Pin Names	Description
OE ₁ , OE ₂	Output Enable Input (Active Low)
I ₀ -I ₇	Inputs
O ₀ -O ₇	Outputs

TRI-STATE® is a registered trademark of National Semiconductor Corporation.

©1995 National Semiconductor Corporation TL/F/11502

RRD-B30M15/Printed in U.S.A.

■ 6501122 0083517 368 ■

Absolute Maximum Ratings (Note 1)

Storage Temperature	-65°C to +150°C	DC Latchup Source Current	-500 mA
Ambient Temperature under Bias	-55°C to +125°C	Over Voltage Latchup (I/O)	10V
Junction Temperature under Bias Plastic	-55°C to +150°C	Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.	
V _{CC} Pin Potential to Ground Pin	-0.5V to +7.0V	Note 2: Either voltage limit or current limit is sufficient to protect inputs.	
Input Voltage (Note 2)	-0.5V to +7.0V		
Input Current (Note 2)	-30 mA to +5.0 mA		
Voltage Applied to Any Output in the Disabled or Power-off State	-0.5V to 5.5V		
in the HIGH State	-0.5V to V _{CC}		
Current Applied to Output in LOW State (Max)	twice the rated I _{OL} (mA)		

Recommended Operating Conditions

Free Air Ambient Temperature Commercial	-40°C to +85°C
Supply Voltage Commercial	+4.5V to +5.5V
Minimum Input Edge Rate Data Input	(ΔV/Δt) 50 mV/ns
Enable Input	20 mV/ns

DC Electrical Characteristics

Symbol	Parameter	ABT2541			Units	V _{CC}	Conditions
		Min	Typ	Max			
V _{IH}	Input HIGH Voltage	2.0			V		Recognized HIGH Signal
V _{IL}	Input LOW Voltage		0.8	V			Recognized LOW Signal
V _{CD}	Input Clamp Diode Voltage		-1.2	V	Min	I _{IN} = -18 mA	
V _{OH}	Output HIGH Voltage	74ABT	2.5	V	Min	I _{OH} = -3 mA	
			74ABT	2.0	V	Min	I _{OH} = -32 mA
V _{OL}	Output LOW Voltage	74ABT	0.8	V	Min	I _{OL} = 15 mA	
I _{IH}	Input HIGH Current		5	μA	Max	V _{IN} = 2.7V (Note 2)	
			5			V _{IN} = V _{CC}	
I _{BVI}	Input HIGH Current Breakdown Test		7	μA	Max	V _{IN} = 7.0V	
I _{IL}	Input LOW Current		-5	μA	Max	V _{IN} = 0.5V (Note 2)	
			-5			V _{IN} = 0.0V	
V _{ID}	Input Leakage Test	4.75		V	0.0	I _{ID} = 1.9 μA All Other Pins Grounded	
I _{OZH}	Output Leakage Current		50	μA	0 - 5.5V	V _{OUT} = 2.7V; \overline{OE}_n = 2.0V	
I _{OZL}	Output Leakage Current		-50	μA	0 - 5.5V	V _{OUT} = 0.5V; \overline{OE}_n = 2.0V	
I _{OS}	Output Short-Circuit Current	-100	-275	mA	Max	V _{OUT} = 0.0V	
I _{CEx}	Output High Leakage Current		50	μA	Max	V _{OUT} = V _{CC}	
I _{ZZ}	Bus Drainage Test		100	μA	0.0	V _{OUT} = 5.5V; All Others GND	
I _{CCH}	Power Supply Current		50	μA	Max	All Outputs HIGH	
I _{CCL}	Power Supply Current		30	mA	Max	All Outputs LOW	
I _{CCZ}	Power Supply Current		50	μA	Max	\overline{OE}_n = V _{CC} ; All Others at V _{CC} or GND	
I _{CC}	Additional I _{CC} /Input Outputs Enabled Outputs TRI-STATE® Outputs TRI-STATE		2.5	mA		V _I = V _{CC} - 2.1V	
			2.5	mA	Max	Enable Input V _I = V _{CC} - 2.1V	
			50	μA		Data Input V _I = V _{CC} - 2.1V	
						All Others at V _{CC} or GND	
I _{CCD}	Dynamic I _{CC} (Note 2)	No Load		0.1	mA/ MHz	Max	Outputs Open \overline{OE}_n = GND (Note 1) One Bit Toggling, 50% Duty Cycle

Note 1: For 8 bit toggling, I_{CCP} < 0.8 mA/MHz.

Note 2: Guaranteed, but not tested

DC Electrical Characteristics (SOIC package) (Continued)

Symbol	Parameter	Min	Typ	Max	Units	V _{CC}	Conditions $C_L = 50 \text{ pF}, R_L = 500\Omega$
V _{OPL}	Quiet Output Maximum Dynamic V _{OL}		0.6	0.8	V	5.0	T _A = 25°C (Note 1)
V _{OVL}	Quiet Output Minimum Dynamic V _{OL}	-0.5	-0.4		V	5.0	T _A = 25°C (Note 1)
V _{OHV}	Minimum High Level Dynamic Output Voltage	2.7	3.1		V	5.0	T _A = 25°C (Note 3)
V _{IHD}	Minimum High Level Dynamic Input Voltage	2.0	1.4		V	5.0	T _A = 25°C (Note 2)
V _{ILD}	Maximum Low Level Dynamic Input Voltage		1.2	0.8	V	5.0	T _A = 25°C (Note 2)

Note 1: Max number of outputs defined as (n) n-1 data inputs are driven 0V to 3V. One output at LOW. Guaranteed, but not tested.

Note 2: Max number of data inputs (n) switching n-1 inputs switching 0V to 3V. Input-under-test switching 3V to threshold (V_{ILD}), 0V to threshold (V_{IHD}). Guaranteed, but not tested.

Note 3: Max number of outputs defined as (n), n - 1 data inputs are driven 0V to 3V. One output HIGH. Guaranteed, but not tested.

AC Electrical Characteristics (SOIC and SSOP package)

Symbol	Parameter	74ABT			74ABT			Units
		$T_A = +25^\circ\text{C}$ V _{CC} = +5V C _L = 50 pF			$T_A = -40^\circ\text{C to } +85^\circ\text{C}$ V _{CC} = 4.5V-5.5V C _L = 50 pF			
		Min	Typ	Max	Min	Max		
t _{PLH} t _{PHL}	Propagation Delay Data to Outputs	1.0 1.0	2.3 3.3	3.6 4.1	1.0 1.0	3.6 4.1	ns	
t _{PZH} t _{PZL}	Output Enable Time	1.5 1.5	3.7 4.3	6.0 6.5	1.5 1.5	6.0 6.5	ns	
t _{PHZ} t _{PLZ}	Output Disable Time	1.0 1.0	3.5 3.7	6.0 5.6	1.0 1.0	6.0 5.6	ns	

Extended AC Electrical Characteristics (SOIC package)

Symbol	Parameter	74ABT			74ABT			74ABT			Units	
		$-40^\circ\text{C to } +85^\circ\text{C}$ V _{CC} = 4.5V-5.5V C _L = 50 pF 8 Outputs Switching (Note 4)			$T_A = -40^\circ\text{C to } +85^\circ\text{C}$ V _{CC} = 4.5V-5.5V C _L = 250 pF 1 Output Switching (Note 5)			$T_A = -40^\circ\text{C to } +85^\circ\text{C}$ V _{CC} = 4.5V-5.5V C _L = 250 pF 8 Outputs Switching (Note 6)				
		Min	Typ	Max	Min	Max	Min	Max	Min	Max		
f _{toggle}	Max Toggle Frequency	100									MHz	
t _{PLH} t _{PHL}	Propagation Delay Data to Outputs	1.5 1.5	5.0 5.5		1.5 1.5	6.0 10.0	2.5 2.5	8.5 11.0			ns	
t _{PZH} t _{PZL}	Output Enable Time	1.5 1.5	6.5 7.0		2.5 2.5	7.5 11.0	2.5 2.5	9.5 12.5			ns	
t _{PHZ} t _{PLZ}	Output Disable Time	1.0 1.0	6.0 6.0		(Note 7)			(Note 7)			ns	

Note 4: This specification is guaranteed but not tested. The limits apply to propagation delays for all paths described switching in phase (i.e., all low-to-high, high-to-low, etc.)

Note 5: This specification is guaranteed but not tested. The limits represent propagation delay with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load. This specification pertains to single output switching only.

Note 6: This specification is guaranteed but not tested. The limits represent propagation delays for all paths described switching in phase (i.e., all low-to-high, high-to-low, etc.) with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load.

Note 7: The TRI-STATE delays are dominated by the RC network (500Ω, 250 pF) on the output and have been excluded from the datasheet.

Skew (SOIC package)

Symbol	Parameter	74ABT	74ABT	Units
		$T_A = -40^\circ\text{C to } +85^\circ\text{C}$ $V_{CC} = 4.5\text{V-5.5V}$ $C_L = 50 \text{ pF}$ 8 Outputs Switching (Note 3)	$T_A = -40^\circ\text{C to } +85^\circ\text{C}$ $V_{CC} = 4.5\text{V-5.5V}$ $C_L = 250 \text{ pF}$ 8 Outputs Switching (Note 4)	
		Max	Max	
t_{OSHL} (Note 1)	Pin to Pin Skew HL Transitions	1.3	2.3	ns
t_{OSLH} (Note 1)	Pin to Pin Skew LH Transitions	1.0	1.8	ns
t_{PS} (Note 5)	Duty Cycle LH-HL Skew	2.0	5.0	ns
t_{OST} (Note 1)	Pin to Pin Skew LH/HL Transitions	2.0	5.0	ns
t_{PV} (Note 2)	Device to Device Skew LH/HL Transitions	2.0	5.0	ns

Note 1: Skew is defined as the absolute value of the difference between the actual propagation delays for any two separate outputs of the same device. The specification applies to any outputs switching HIGH to LOW (t_{OSHL}), LOW to HIGH (t_{OSLH}), or any combination switching LOW to HIGH and/or HIGH to LOW (t_{OST}). The specification is guaranteed but not tested.

Note 2: Propagation delay variation for a given set of conditions (i.e., temperature and V_{CC}) from device to device. This specification is guaranteed but not tested.

Note 3: This specification is guaranteed but not tested. The limits apply to propagation delays for all paths described switching in phase (i.e., all low-to-high, high-to-low, etc.)


Note 4: These specifications guaranteed but not tested. The limits represent propagation delays with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load.

Note 5: This describes the difference between the delay of the LOW-to-HIGH and the HIGH-to-LOW transition on the same pin. It is measured across all the outputs (drivers) on the same chip, the worst (largest delta) number is the guaranteed specification. This specification is guaranteed but not tested.


Capacitance

Symbol	Parameter	Typ	Units	Conditions $T_A = 25^\circ\text{C}$
C_{IN}	Input Capacitance	5.0	pF	$V_{CC} = 0\text{V}$
C_{OUT} (Note 1)	Output Capacitance	9.0	pF	$V_{CC} = 5.0\text{V}$


Note 1: C_{OUT} is measured at frequency $f = 1 \text{ MHz}$; per MIL-STD-883B, Method 3012




t_{PHL} vs Temperature (T_A)
C_L = 50 pF, 1 Output Switching




t_{PLH} vs Load Capacitance
1 Output Switching, T_A = 25°C




t_{PHL} vs Load Capacitance
1 Output Switching, T_A = 25°C




t_{PLH} vs Load Capacitance
8 Outputs Switching,
T_A = -40°C to 85°C



t_{PHL} vs Load Capacitance
8 Outputs Switching, T_A = 25°C




t_{PZL} vs Temperature (T_A)
C_L = 50 pF, 1 Output Switching




Dashed lines represent design characteristics, for specified guarantees refer to AC Characteristics Table


t_{PLZ} vs Temperature (T_A)
C_L = 50 pF, 1 Output Switching




t_{PZL} vs Temperature (T_A)
C_L = 50 pF, 8 Outputs Switching




t_{PLZ} vs Temperature (T_A)
C_L = 50 pF, 8 Outputs Switching




t_{PZH} vs Temperature (T_A)
C_L = 50 pF, 1 Output Switching



t_{PZH} vs Temperature (T_A)
C_L = 50 pF, 1 Output Switching




t_{PZH} vs Temperature (T_A)
C_L = 50 pF, 8 Outputs Switching




Dashed lines represent design characteristics, for specified guarantees refer to AC Characteristics Table


t_{PHZ} vs Temperature (T_A)
 $C_L = 50 \text{ pF}$, 8 Outputs Switching




t_{PZL} vs Load Capacitance
8 Outputs Switching, $T_A = 25^\circ\text{C}$




t_{PZH} vs Load Capacitance
8 Outputs Switching, $T_A = 25^\circ\text{C}$




t_{PLH} vs Number Outputs Switching
 $V_{CC} = 5.0\text{V}$, $T_A = 25^\circ\text{C}$, $C_L = 50 \text{ pF}$



t_{PHL} vs Number Outputs Switching
 $V_{CC} = 5.0\text{V}$, $T_A = 25^\circ\text{C}$, $C_L = 50 \text{ pF}$




I_{CC} vs Frequency, Average, $T_A = 25^\circ\text{C}$
All outputs unloaded/unterminated



Dashed lines represent design characteristics, for specified guarantees refer to AC Characteristics Table

■ 6501122 0083523 661 ■


AC Loading



TL/F/11502-3

*Includes jig and probe capacitance.

FIGURE 1. Standard AC Test Load




TL/F/11502-4

FIGURE 2a. Test Input Signal Levels

Amplitude	Rep. Rate	t_w	t_r	t_f
3.0V	1 MHz	500 ns	2.5 ns	2.5 ns


FIGURE 2b. Test Input Signal Requirements

AC Waveforms




TL/F/11502-5

FIGURE 3. Propagation Delay Waveforms for Inverting and Non-Inverting Functions



TL/F/11502-6

FIGURE 4. Propagation Delay, Pulse Width Waveforms



TL/F/11502-7

FIGURE 5. TRI-STATE Output HIGH and LOW Enable and Disable Times





FIGURE 6. Setup Time, Hold Time and Recovery Time Waveforms


Ordering Information

The device number is used to form part of a simplified purchasing code where the package type and temperature range are derived as follows:




TL/F/11502-31

Physical Dimensions inches (millimeters)




20-Lead Small Outline Integrated Circuit JEDEC (S)
NS Package Number M20B




20-Lead Small Outline Integrated Circuit EIAJ (SJ)
NS Package Number M20D

Physical Dimensions millimeters (Continued)



74ABT2541 Octal Buffer/Line Driver with 25Ω Series Resistors in the Outputs

Physical Dimensions millimeters (Continued)



LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation
1111 West Bardin Road
Arlington, TX 76017
Tel: (800) 272-9959
Fax: (800) 737-7018

National Semiconductor Europe
Fax: (+49) 0-180-530 85 86
Email: cnjwge@tevm2.nsc.com
Deutsch Tel. (+49) 0-180-530 85 85
English Tel. (+49) 0-180-532 78 32
Français Tel: (+49) 0-180-532 93 58
Italiano Tel. (+49) 0-180-534 16 80

National Semiconductor Hong Kong Ltd.
13th Floor, Straight Block,
Ocean Centre, 5 Canton Rd
Tsimshatsui, Kowloon
Hong Kong
Tel: (852) 2737-1600
Fax: (852) 2736-8960

National Semiconductor Japan Ltd.
Tel: 81-043-299-2309
Fax: 81-043-299-2408

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.