

## Octal D-type flip-flop with enable

74ABT377

## FEATURES

- Ideal for addressable register applications
- 8-bit positive edge-triggered register
- Enable for address and data synchronization applications
- Output capability: +64mA/-32mA
- Latch-up protection exceeds 500mA per Jecel JC40.2 Std 17

- ESD protection exceeds 2000V per MIL STD 883 Method 3015 and 200V per Machine Model
- Power-up reset

The 74ABT377 has 8 edge-triggered D-type flip-flops with individual D inputs and Q outputs. The common buffered clock (CP) input loads all flip-flops simultaneously when the Enable (E) input is Low.

The register is fully edge triggered. The state of each D input, one set-up time before the Low-to-High clock transition, is transferred to the corresponding flip-flop's Q output.

The E input must be stable one setup time prior to the Low-to-High clock transition for predictable operation.

## DESCRIPTION

The 74ABT377 high-performance BiCMOS device combines low static and dynamic power dissipation with high speed and high output drive.


## QUICK REFERENCE DATA

| SYMBOL                 | PARAMETER                     | CONDITIONS<br>$T_{amb} = 25^\circ\text{C}$ ; GND = 0V | TYPICAL | UNIT |
|------------------------|-------------------------------|---|---------|------|
| $t_{PLH}$<br>$t_{PHL}$ | Propagation delay<br>CP to Qn | $C_L = 50\text{pF}$ ; $V_{CC} = 5\text{V}$            | 5.3     | ns   |
| $C_{IN}$               | Input capacitance             | $V_i = 0\text{V}$ or $V_{CC}$                         | 4       | pF   |
| $I_{CCH}$              | Total current supply          | Outputs High; $V_{CC} = 5.5\text{V}$                  | 500     | nA   |


## ORDERING INFORMATION

| PACKAGES                    | TEMPERATURE RANGE | ORDER CODE | DRAWING NUMBER |
|-----------------------------|-------------------|------------|----------------|
| 20-pin plastic DIP          | -40°C to +85°C    | 74ABT377N  | 0408B          |
| 20-pin plastic SOL          | -40°C to +85°C    | 74ABT377D  | 0172D          |
| 20-pin plastic SSOP Type II | -40°C to +85°C    | 74ABT377DB | 1640A          |


## PIN CONFIGURATION



## LOGIC SYMBOL



## LOGIC SYMBOL (IEEE/IEC)




## Octal D-type flip-flop with enable

74ABT377

## PIN DESCRIPTION

| PIN NUMBER                 | SYMBOL          | FUNCTION                               |
|----------------------------|-----------------|--|
| 1                          | E               | Enable input (active-Low)              |
| 3, 4, 7, 8, 13, 14, 17, 18 | D0-D7           | Data inputs                            |
| 2, 5, 6, 9, 12, 15, 16, 19 | Q0-Q7           | Data outputs                           |
| 11                         | CP              | Clock Pulse input (active rising edge) |
| 10                         | GND             | Ground (0V)                            |
| 20                         | V <sub>CC</sub> | Positive supply voltage                |

## LOGIC DIAGRAM



## FUNCTION TABLE

| INPUTS |        |                | OUTPUTS                | OPERATING MODE    |
|--------|--------|----------------|------------------------|-------------------|
| E      | CP     | D <sub>n</sub> | Q <sub>n</sub>         |                   |
| I      | ↑      | h              | H                      | Load "1"          |
| I      | ↑      | I              | L                      | Load "0"          |
| h<br>H | ↑<br>X | X<br>X         | no change<br>no change | Hold (do nothing) |

H = High voltage level

h = High voltage level one set-up time prior to the Low-to-High clock transition

L = Low voltage level

I = Low voltage level one set-up time prior to the Low-to-High clock transition

X = Don't care

↑ = Low-to-High clock transition

## Octal D-type flip-flop with enable

74ABT377

ABSOLUTE MAXIMUM RATINGS<sup>1, 2</sup>

| SYMBOL           | PARAMETER                      | CONDITIONS                  | RATING       | UNIT |
|------------------|--------------------------------|-----------------------------|--------------|------|
| V <sub>CC</sub>  | DC supply voltage              |                             | -0.5 to +7.0 | V    |
| I <sub>IK</sub>  | DC input diode current         | V <sub>I</sub> < 0          | -18          | mA   |
| V <sub>I</sub>   | DC input voltage <sup>3</sup>  |                             | -1.2 to +7.0 | V    |
| I <sub>OK</sub>  | DC output diode current        | V <sub>O</sub> < 0          | -50          | mA   |
| V <sub>OUT</sub> | DC output voltage <sup>3</sup> | output in Off or High state | -0.5 to +5.5 | V    |
| I <sub>OUT</sub> | DC output current              | output in Low state         | 128          | mA   |
| T <sub>STG</sub> | Storage temperature range      |                             | -65 to 150   | °C   |

## NOTES:

1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
2. The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150°C.
3. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

## RECOMMENDED OPERATING CONDITIONS

| SYMBOL           | PARAMETER                            | LIMITS |                 | UNIT |
|------------------|--------------------------------------|--------|-----------------|------|
|                  |                                      | MIN    | MAX             |      |
| V <sub>CC</sub>  | DC supply voltage                    | 4.5    | 5.5             | V    |
| V <sub>I</sub>   | Input voltage                        | 0      | V <sub>CC</sub> | V    |
| V <sub>IH</sub>  | High-level input voltage             | 2.0    |                 | V    |
| V <sub>IL</sub>  | Low-level input voltage              |        | 0.8             | V    |
| I <sub>OH</sub>  | High-level output current            |        | -32             | mA   |
| I <sub>OL</sub>  | Low-level output current             |        | 64              | mA   |
| ΔV/Δt            | Input transition rise or fall rate   | 0      | 5               | ns/V |
| T <sub>amb</sub> | Operating free-air temperature range | -40    | +85             | °C   |

## Octal D-type flip-flop with enable

74ABT377

### DC ELECTRICAL CHARACTERISTICS

| SYMBOL          | PARAMETER  | TEST CONDITIONS  | LIMITS                          |            |           |  |           | UNIT          |  |
|-----------------|--|--|---------------------------------|------------|-----------|--|-----------|---------------|--|
|                 |  |  | $T_{amb} = +25^{\circ}\text{C}$ |            |           | $T_{amb} = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$ |           |               |  |
|                 |  |  | MIN                             | TYP        | MAX       | MIN  | MAX       |               |  |
| $V_{IK}$        | Input clamp voltage                                  | $V_{CC} = 4.5\text{V}; I_{IK} = -18\text{mA}$  |                                 | -0.9       | -1.2      |  | -1.2      | V             |  |
| $V_{OH}$        | High-level output voltage                            | $V_{CC} = 4.5\text{V}; I_{OH} = -3\text{mA}; V_I = V_{IL} \text{ or } V_{IH}$                    | 2.5                             | 2.9        |           | 2.5  |           | V             |  |
|                 |  | $V_{CC} = 5.0\text{V}; I_{OH} = -3\text{mA}; V_I = V_{IL} \text{ or } V_{IH}$                    | 3.0                             | 3.4        |           | 3.0  |           | V             |  |
|                 |  | $V_{CC} = 4.5\text{V}; I_{OH} = -32\text{mA}; V_I = V_{IL} \text{ or } V_{IH}$                   | 2.0                             | 2.4        |           | 2.0  |           | V             |  |
| $V_{OL}$        | Low-level output voltage                             | $V_{CC} = 4.5\text{V}; I_{OL} = 64\text{mA}; V_I = V_{IL} \text{ or } V_{IH}$                    |                                 | 0.42       | 0.55      |  | 0.55      | V             |  |
| $V_{RST}$       | Power-up output low voltage <sup>3</sup>             | $V_{CC} = 5.5\text{V}; I_O = 1\text{mA}; V_I = \text{GND or } V_{CC}$                            |                                 | 0.13       | 0.55      |  | 0.55      | V             |  |
| $I_I$           | Input leakage current                                | $V_{CC} = 5.5\text{V}; V_I = \text{GND or } 5.5\text{V}$   |                                 | $\pm 0.01$ | $\pm 1.0$ |  | $\pm 1.0$ | $\mu\text{A}$ |  |
| $I_{OFF}$       | Power-off leakage current                            | $V_{CC} = 0.0\text{V}; V_O \text{ or } V_I \leq 4.5\text{V}$                                     |                                 | $\pm 5.0$  | $\pm 100$ |  | $\pm 100$ | $\mu\text{A}$ |  |
| $I_{CEX}$       | Output High leakage current                          | $V_{CC} = 5.5\text{V}; V_O = 5.5\text{V}; V_I = \text{GND or } V_{CC}$                           |                                 | 5.0        | 50        |  | 50        | $\mu\text{A}$ |  |
| $I_O$           | Output current <sup>1</sup>                          | $V_{CC} = 5.5\text{V}; V_O = 2.5\text{V}$  | -50                             | -100       | -180      | -50  | -180      | mA            |  |
| $I_{CCH}$       | Quiescent supply current                             | $V_{CC} = 5.5\text{V}; \text{Outputs High, } V_I = \text{GND or } V_{CC}$                        |                                 | 0.5        | 50        |  | 50        | $\mu\text{A}$ |  |
| $I_{CCL}$       |  | $V_{CC} = 5.5\text{V}; \text{Outputs Low, } V_I = \text{GND or } V_{CC}$                         |                                 | 24         | 30        |  | 30        | mA            |  |
| $\Delta I_{CC}$ | Additional supply current per input pin <sup>2</sup> | $V_{CC} = 5.5\text{V}; \text{one input at } 3.4\text{V, other inputs at } V_{CC} \text{ or GND}$ |                                 | 0.5        | 1.5       |  | 1.5       | mA            |  |

#### NOTES:

1. Not more than one output should be tested at a time, and the duration of the test should not exceed one second.
2. This is the increase in supply current for each input at 3.4V.
3. For valid test results, data must not be loaded into the flip-flops (or latches) after applying the power.

### AC CHARACTERISTICS

GND = 0V,  $t_R = t_F = 2.5\text{ns}$ ,  $C_L = 50\text{pF}$ ,  $R_L = 500\Omega$

| SYMBOL                 | PARAMETER                  | WAVEFORM | LIMITS   |            |            |  |            | UNIT |  |
|------------------------|----------------------------|----------|--|------------|------------|--|------------|------|--|
|                        |                            |          | $T_{amb} = +25^{\circ}\text{C}$<br>$V_{CC} = +5.0\text{V}$ |            |            | $T_{amb} = -40 \text{ to } +85^{\circ}\text{C}$<br>$V_{CC} = +5.0\text{V} \pm 0.5\text{V}$ |            |      |  |
|                        |                            |          | MIN  | TYP        | MAX        | MIN  | MAX        |      |  |
| $f_{MAX}$              | Maximum clock frequency    | 1        | 150  | 200        |            | 150  |            | MHz  |  |
| $t_{PLH}$<br>$t_{PHL}$ | Propagation delay CP to Qn | 1        | 2.2<br>3.1   | 4.5<br>5.3 | 6.0<br>6.8 | 2.2<br>3.1   | 6.5<br>7.3 | ns   |  |

# Octal D-type flip-flop with enable

74ABT377


## AC SETUP REQUIREMENTS

GND = 0V,  $t_R = t_F = 2.5\text{ns}$ ,  $C_L = 50\text{pF}$ ,  $R_L = 500\Omega$

| SYMBOL               | PARAMETER                           | WAVEFORM | LIMITS   |              |            | UNIT |  |
|----------------------|-------------------------------------|----------|--|--------------|------------|------|--|
|                      |                                     |          | $T_{amb} = +25^\circ\text{C}$<br>$V_{CC} = +5.0\text{V}$ |              | MIN        |      |  |
|                      |                                     |          | TYP  |              |            |      |  |
| $t_s(H)$<br>$t_s(L)$ | Setup time, High or Low<br>Dn to CP | 2        | 2.0<br>2.0   | 0.9<br>0.7   | 2.0<br>2.0 | ns   |  |
| $t_h(H)$<br>$t_h(L)$ | Hold time, High or Low<br>Dn to CP  | 2        | 1.0<br>1.0   | -0.6<br>-0.6 | 1.0<br>1.0 | ns   |  |
| $t_s(H)$<br>$t_s(L)$ | Setup time, High or Low<br>E to CP  | 2        | 3.0<br>3.0   | 1.6<br>1.2   | 3.0<br>3.0 | ns   |  |
| $t_h(H)$<br>$t_h(L)$ | Hold time, High or Low<br>E to CP   | 2        | 1.0<br>1.0   | -0.9<br>-0.6 | 1.0<br>1.0 | ns   |  |
| $t_w(H)$<br>$t_w(L)$ | Clock Pulse width<br>High or Low    | 1        | 3.3<br>3.3   | 2.2<br>1.3   | 3.3<br>3.3 | ns   |  |

## AC WAVEFORMS


$V_M = 1.5\text{V}$ ,  $V_{IN} = \text{GND to } 3.0\text{V}$




## Octal D-type flip-flop with enable

74ABT377

### TEST CIRCUIT AND WAVEFORM



Test Circuit for 3-State Outputs



$V_M = 1.5V$

Input Pulse Definition

### SWITCH POSITION

| TEST | SWITCH |
|------|--------|
| All  | open   |

### DEFINITIONS

$R_L$  = Load resistor; see AC CHARACTERISTICS for value.

$C_L$  = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

$R_T$  = Termination resistance should be equal to  $Z_{OUT}$  of pulse generators.

| FAMILY | INPUT PULSE REQUIREMENTS |           |       |       |       |
|--------|--------------------------|-----------|-------|-------|-------|
|        | Amplitude                | Rep. Rate | $t_W$ | $t_R$ | $t_F$ |
| 74ABT  | 3.0V                     | 1MHz      | 500ns | 2.5ns | 2.5ns |