


54AC11181, 74AC11181 ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS

TI0184—D3119, APRIL 1989—REVISED MARCH 1990

- Flow-Through Architecture to Optimize PCB Layout
- Center-Pin V_{CC} and GND Configurations to Minimize High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1 μ m Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Full Look-Ahead for High-Speed Operations on Long Words
- Arithmetic Operating Modes:
 - Addition
 - Subtraction
 - Shift Operand A One Position
 - Magnitude Comparison
 - Plus Twelve Other Arithmetic Operations
- Logic Function Modes:
 - Exclusive-OR
 - Comparator
 - AND, NAND, OR, NOR
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for DW, JT, and NT packages.

EPIC is a trademark of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.


2-218




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1989, Texas Instruments Incorporated

54AC11181 ... JT PACKAGE
74AC11181 ... DW OR NT PACKAGE
(TOP VIEW)



54AC11181 ... FK PACKAGE
(TOP VIEW)



54AC11181, 74AC11181
ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS

TI0184—D3119, APRIL 1989—REVISED MARCH 1990

signal designations

In both Figures 1 and 2, the polarity indicators (\blacktriangleleft) indicate that the associated input or output is active-low with respect to the function shown inside the symbol, and the symbols are the same in both figures. The signal designations in Figure 1 agree with the indicated internal functions based on active-low data and should be used with the logic functions and arithmetic operations shown in Table 1. The signal designations have been changed in Figure 2 to accommodate the logic functions and arithmetic operations for the active-high data given in Table 2. The 'AC11181 and 'AC11881 together with the 'AC11882 can be used with the signal designation of either Figure 1 or Figure 2.




FIGURE 1
(USE WITH TABLE 1)

Pin numbers shown are for DW, JT, and NT packages.




FIGURE 2
(USE WITH TABLE 2)

54AC11181, 74AC11181 ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS

D3119, APRIL 1989—REVISED MARCH 1990—TI0184

description

The 'AC11181 is an arithmetic logic unit (ALU)/function generator that has a complexity of 75 equivalent gates on a monolithic chip. These circuits perform 16 binary arithmetic operations on two 4-bit words as shown in Tables 1 and 2. These operations are selected by the four function-select lines (S0, S1, S2, S3) and include addition, subtraction, decrement, and straight transfer. When performing arithmetic manipulations, the internal carries must be enabled by applying a low-level voltage to the mode control input (M). A full carry look-ahead scheme is made available in these devices for fast, simultaneous carry generation by means of two cascade outputs G and P for the four bits in the package. When used in conjunction with the 'AC11182 full carry look-ahead circuits, high-speed arithmetic operations can be performed. The method of cascading 'AC11182 circuits with these ALUs to provide multilevel full carry look-ahead is illustrated under signal designations.

If high speed is not important, a ripple-carry input (C_n) and a ripple-carry output (C_{n+4}) are available. However, the ripple carry delay has also been minimized so that arithmetic manipulations for small word lengths can be performed without external circuitry.

The 'AC11181 will accommodate active-high or active-low data if the pin designations are interpreted as follows:

PACKAGE		PIN NUMBERS AND DESIGNATIONS														
DW, JT, or NT	25	26	27	28	19	20	23	24	11	10	5	4	1	14	12	13
FK	4	5	6	7	26	27	2	3	18	17	12	11	8	2	19	20
Active-low data (Table 1)	\bar{A}_3	\bar{A}_2	\bar{A}_1	\bar{A}_0	\bar{B}_3	\bar{B}_2	\bar{B}_1	\bar{B}_0	\bar{F}_3	\bar{F}_2	\bar{F}_1	\bar{F}_0	C_n	C_{n+4}	\bar{P}	\bar{G}
Active-high data (Table 2)	A3	A2	A1	A0	B3	B2	B1	B0	F3	F2	F1	F0	\bar{C}_n	\bar{C}_{n+4}	X	Y

Subtraction is accomplished by 1's complement addition where the 1's complement of the subtrahend is generated internally. The resultant output is $A - B - 1$, which requires an end-around or forced carry to provide $A - B$.

The 'AC11181 can also be used as a comparator. The $A = B$ output is internally decoded from the function outputs (F0, F1, F2, F3) so that when two words of equal magnitude are applied at the A and B inputs, it will assume a high level to indicate equality ($A = B$). When performing this comparison, the ALU must be in the subtract mode with $C_n = H$. The $A = B$ output is open drain so that it can be wired-AND connected to give a comparison for more than four bits. The carry output (C_{n+4}) can also be used to supply relative magnitude information. Again, the ALU must be placed in the subtract mode by placing the function select input S3, S2, S1, S0 at L, H, H, L, respectively.

INPUT C_n	OUTPUT C_{n+4}	ACTIVE-LOW DATA (FIGURE 1)	ACTIVE-HIGH DATA (FIGURE 2)
H	H	$A \geq B$	$A \leq B$
H	L	$A < B$	$A > B$
L	H	$A > B$	$A < B$
L	L	$A \leq B$	$A \geq B$

These circuits have been designed not only to incorporate all of the designer's requirements for arithmetic operations but also to provide 16 possible functions of two Boolean variables without using external circuitry. These logic functions are selected using the four function-select inputs (S0, S1, S2, S3) with the mode-control input (M) at a high level to disable the internal carry. The 16 logic functions are detailed in Tables 1 and 2 and include exclusive-OR, NAND, AND, NOR and OR functions.



54AC11181, 74AC11181
ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS

TI0184—D3119, APRIL 1989—REVISED MARCH 1990

TABLE 1

SELECTION				ACTIVE-LOW DATA		
S3	S2	S1	S0	M = H	M = L; ARITHMETIC OPERATIONS	
				LOGIC FUNCTIONS	C _n = L (no carry)	C _n = H (with carry)
L	L	L	L	F = \bar{A}	F = A MINUS 1	F = A
L	L	L	H	F = $\bar{A}\bar{B}$	F = AB MINUS 1	F = AB
L	L	H	L	F = $\bar{A} + B$	F = $\bar{A}\bar{B}$ MINUS 1	F = \bar{AB}
L	L	H	H	F = 1	F = MINUS 1 (2's COMP)	F = ZERO
L	H	L	L	F = $\bar{A} + \bar{B}$	F = A PLUS (A + \bar{B})	F = A PLUS (A + \bar{B}) PLUS 1
L	H	L	H	F = \bar{B}	F = AB PLUS (A + \bar{B})	F = AB PLUS (A + \bar{B}) PLUS 1
L	H	H	L	F = $A \oplus \bar{B}$	F = A MINUS B MINUS 1	F = A MINUS B
L	H	H	H	F = A + \bar{B}	F = A + \bar{B}	F = (A + \bar{B}) PLUS 1
H	L	L	L	F = $\bar{A}\bar{B}$	F = A PLUS (A + B)	F = A PLUS (A + B) PLUS 1
H	L	L	H	F = A \oplus B	F = A PLUS B	F = A PLUS B PLUS 1
H	L	H	L	F = B	F = $\bar{A}\bar{B}$ PLUS (A + B)	F = \bar{AB} PLUS (A + B) PLUS 1
H	L	H	H	F = A + B	F = (A + B)	F = (A + B) PLUS 1
H	H	L	L	F = 0	F = A PLUS A [†]	F = A PLUS A PLUS 1
H	H	L	H	F = $\bar{A}\bar{B}$	F = AB PLUS A	F = AB PLUS A PLUS 1
H	H	H	L	F = $\bar{A}B$	F = $\bar{A}\bar{B}$ PLUS A	F = \bar{AB} PLUS A PLUS 1
H	H	H	H	F = A	F = A	F = A PLUS 1

TABLE 2


SELECTION				ACTIVE-HIGH DATA		
S3	S2	S1	S0	M = H	M = L; ARITHMETIC OPERATIONS	
				LOGIC FUNCTIONS	\bar{C}_n = H (no carry)	\bar{C}_n = L (with carry)
L	L	L	L	F = \bar{A}	F = A	F = A PLUS 1
L	L	L	H	F = $\bar{A} + \bar{B}$	F = A + B	F = (A + B) PLUS 1
L	L	H	L	F = $\bar{A}\bar{B}$	F = A + \bar{B}	F = (A + \bar{B}) PLUS 1
L	L	H	H	F = 0	F = MINUS 1 (2's COMP)	F = ZERO
L	H	L	L	F = $\bar{A}\bar{B}$	F = A PLUS $\bar{A}\bar{B}$	F = A PLUS $\bar{A}\bar{B}$ PLUS 1
L	H	L	H	F = \bar{B}	F = (A + B) PLUS $\bar{A}\bar{B}$	F = (A + B) PLUS $\bar{A}\bar{B}$ PLUS 1
L	H	H	L	F = A \oplus B	F = A MINUS B MINUS 1	F = A MINUS B
L	H	H	H	F = $\bar{A}\bar{B}$	F = $\bar{A}\bar{B}$ MINUS 1	F = AB
H	L	L	L	F = $\bar{A} + B$	F = A PLUS AB	F = A PLUS AB PLUS 1
H	L	L	H	F = $\bar{A} \oplus B$	F = A PLUS B	F = A PLUS B PLUS 1
H	L	H	L	F = B	F = (A + \bar{B}) PLUS AB	F = (A + B) PLUS AB PLUS 1
H	L	H	H	F = AB	F = AB MINUS 1	F = AB
H	H	L	L	F = 1	F = A PLUS A [†]	F = A PLUS A PLUS 1
H	H	L	H	F = $A + \bar{B}$	F = (A + B) PLUS A	F = (A + B) PLUS A PLUS 1
H	H	H	L	F = A + B	F = (A + \bar{B}) PLUS A	F = (A + \bar{B}) PLUS A PLUS 1
H	H	H	H	F = A	F = A MINUS 1	F = A

[†] Each bit is shifted to the next more significant position.

54AC11181, 74AC11181 ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS

D3119, APRIL 1969—REVISED MARCH 1990—TI0184

logic diagram (positive logic)



Pin numbers shown are for DW, JT, and NT packages.

**TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

54AC11181, 74AC11181
ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS

TI0184—D3119, APRIL 1989—REVISED MARCH 1990

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	-0.5 V to 7 V
Input voltage range, V _I (see Note 1)	-0.5 V to V _{CC} + 0.5 V
Output voltage range, V _O (see Note 1)	-0.5 V to V _{CC} + 0.5 V
Input clamp current, I _{IK} (V _I < 0 or V _I > V _{CC})	±20 mA
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC})	±50 mA
Continuous output current, I _O (V _O = 0 to V _{CC})	±50 mA
Continuous current through V _{CC} or GND pins	±200 mA
Storage temperature range	-65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

recommended operating conditions

Parameter	Condition	Value	54AC11181			74AC11181			Unit
			Min	Nom	Max	Min	Nom	Max	
V _{CC}	Supply voltage		3	5	5.5	3	5	5.5	V
VIH	High-level input voltage	V _{CC} = 3 V	2.1			2.1			V
		V _{CC} = 4.5 V	3.15			3.15			
		V _{CC} = 5.5 V	3.85			3.85			
VIL	Low-level input voltage	V _{CC} = 3 V		0.9			0.9		V
		V _{CC} = 4.5 V		1.35			1.35		
		V _{CC} = 5.5 V		1.65			1.65		
VI	Input voltage		0	V _{CC}	0	V _{CC}	0	V _{CC}	V
V _O	Output voltage		0	V _{CC}	0	V _{CC}	0	V _{CC}	V
I _{OH}	High-level output current	All outputs except A = B	V _{CC} = 3 V		-4		-4		mA
			V _{CC} = 4.5 V		-24		-24		
			V _{CC} = 5.5 V		-24		-24		
I _{OL}	Low-level output current		V _{CC} = 3 V		12		12		mA
			V _{CC} = 4.5 V		24		24		
			V _{CC} = 5.5 V		24		24		
Δt/Δv	Input transition rise or fall rate		0	10	0	10	10	ns/V	
T _A	Operating free-air temperature		-55	125	-40	85	85	°C	

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

2-223

**54AC11181, 74AC11181
ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS**

D3119, APRIL 1989—REVISED MARCH 1990—TI0184

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	VCC	TA = 25°C			54AC11521		74AC11521		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
VOH	Any output except A = B	IOH = -50 μA	3 V	2.9	2.9	2.9	2.9	2.9	2.9	V
			4.5 V	4.4	4.4	4.4	4.4	4.4	4.4	
			5.5 V	5.4	5.4	5.4	5.4	5.4	5.4	
		IOH = -4 mA	3 V	2.58	2.4	2.4	2.48	2.4	2.48	
			4.5 V	3.94	3.7	3.7	3.8	3.7	3.8	
			5.5 V	4.94	4.7	4.7	4.8	4.7	4.8	
		IOH = -24 mA	5.5 V		3.85	3.85				
			5.5 V				3.85			
		IOH = -50 mA†	5.5 V							
			5.5 V					3.85		
IOH	A = B	VCC = 5.5 V, VO = VCC			0.5		10		5	μA
VOL		IOL = 50 μA	3 V		0.1		0.1		0.1	V
			4.5 V		0.1		0.1		0.1	
			5.5 V		0.1		0.1		0.1	
		IOL = 12 mA	3 V		0.36		0.5		0.44	
			4.5 V		0.36		0.5		0.44	
			5.5 V		0.36		0.5		0.44	
		IOL = 24 mA	5.5 V			1.65				
			5.5 V						1.65	
		IOL = 50 mA†	5.5 V							
			5.5 V							
I		VI = VCC or GND	5.5 V		±0.1		±1		±1	μA
I _{CC}		VI = VCC or GND, IO = 0	5.5 V		8		160		80	μA
C _i		VI = VCC or GND	5 V		4.5					pF
C _o	A = B	VO = VCC or GND	5 V		11					pF

† Not more than one output should be tested at a time and the duration of the test should not exceed 10 ms.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

2-224

**TEXAS
INSTRUMENTS**
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

54AC11181, 74AC11181
ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS

TI0184—D3119, APRIL 1989—REVISED MARCH 1990

**switching characteristics over recommended operating free-air temperature range,
 $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ (unless otherwise noted) (see Figure 3)**

SUM mode; $M = S_1 = S_2 = 0 \text{ V}$, $S_0 = S_3 = 4.5 \text{ V}$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$T_A = 25^\circ\text{C}$			54AC11181		74AC11181		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t_{PLH}	C_n	C_{n+4}	1.5	10.5	14.9	1.5	16.6	1.5	15.6	ns
t_{PHL}			1.5	8.1	11.6	1.5	16.8	1.5	15.1	
t_{PLH}	Any \bar{A}	C_{n+4}	1.5	13	18.5	1.5	21.1	1.5	19.7	ns
t_{PHL}			1.5	13.7	17.7	1.5	21.1	1.5	20.1	
t_{PLH}	Any \bar{B}	C_{n+4}	1.5	14.4	19.4	1.5	21.9	1.5	21.2	ns
t_{PHL}			1.5	13.5	17.6	1.5	21	1.5	19.8	
t_{PLH}	C_n	Any F	1.5	13.2	21	1.5	24	1.5	22.4	ns
t_{PHL}			1.5	10.7	16.5	1.5	19.1	1.5	17.7	
t_{PLH}	Any \bar{A}	\bar{G}	1.5	14.2	19.6	1.5	21.7	1.5	21.3	ns
t_{PHL}			1.5	10.9	14.5	1.5	20.4	1.5	18.7	
t_{PLH}	Any \bar{B}	\bar{G}	1.5	13.8	19.2	1.5	21.5	1.5	20.8	ns
t_{PHL}			1.5	11.6	14.7	1.5	20.1	1.5	17.1	
t_{PLH}	Any \bar{A}	\bar{P}	1.5	12.6	15.9	1.5	19.1	1.5	17.6	ns
t_{PHL}			1.5	9.6	12.3	1.5	14.4	1.5	13.3	
t_{PLH}	Any \bar{B}	\bar{P}	1.5	12.4	15.7	1.5	18.7	1.5	17.2	ns
t_{PHL}			1.5	10.2	13.2	1.5	15.6	1.5	14.4	
t_{PLH}	\bar{A}_i	\bar{F}_i	1.5	14.4	18.4	1.5	21	1.5	19.7	ns
t_{PHL}			1.5	11.8	14.6	1.5	17.7	1.5	16.2	
t_{PLH}	\bar{B}_i	\bar{F}_i	1.5	13.7	17.7	1.5	21.2	1.5	19.4	ns
t_{PHL}			1.5	12.7	15.4	1.5	18.9	1.5	17.1	
t_{PLH}	\bar{A}_i	Any F except \bar{F}_i	1.5	16.2	21.7	1.5	25.6	1.5	23.7	ns
t_{PHL}			1.5	13.9	18.4	1.5	22.6	1.5	20.7	
t_{PLH}	\bar{B}_i	Any F except \bar{F}_i	1.5	16	21.5	1.5	25.6	1.5	23.6	ns
t_{PHL}			1.5	14.4	19.1	1.5	22.9	1.5	21.1	

mode switching; $S_1 = S_2 = 0 \text{ V}$, $S_0 = S_3 = 4.5 \text{ V}$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$T_A = 25^\circ\text{C}$			54AC11181		74AC11181		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t_{PLH}	M	Any F	1.5	10.3	13.2	1.5	15.7	1.5	14.5	ns
t_{PHL}			1.5	9.2	11.2	1.5	13.6	1.5	12.2	
t_{PLH}	M	$A = B$	1.5	16.6	20.7	1.5	22.3	1.5	21.6	ns
t_{PHL}			1.5	12.2	14.8	1.5	19.4	1.5	17.1	

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

2-225

**54AC11181, 74AC11181
ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS**

D3119, APRIL 1969—REVISED MARCH 1990—TI0184

**switching characteristics over recommended operating free-air temperature range,
 $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ (unless otherwise noted) (see Figure 3)**

DIFF mode; $M = S_0 = S_3 = 0 \text{ V}$, $S_1 = S_2 = 4.5 \text{ V}$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$T_A = 25^\circ\text{C}$			54AC11181		74AC11181		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t_{PLH}	C_n	$C_n + 4$	1.5	10.5	14.9	1.5	16.6	1.5	15.6	ns
t_{PHL}			1.5	8.1	11.6	1.5	16.8	1.5	15.1	
t_{PLH}	Any \bar{A}	$C_n + 4$	1.5	13.5	18.7	1.5	21.2	1.5	19.9	ns
t_{PHL}			1.5	13.6	17.9	1.5	21.8	1.5	20.6	
t_{PLH}	Any \bar{B}	$C_n + 4$	1.5	15.4	20.3	1.5	22.4	1.5	21.8	ns
t_{PHL}			1.5	14	18.3	1.5	21.4	1.5	20.4	
t_{PLH}	C_n	Any \bar{F}	1.5	13.2	21	1.5	24	1.5	22.4	ns
t_{PHL}			1.5	10.7	16.5	1.5	19.1	1.5	17.7	
t_{PLH}	Any \bar{A}	\bar{G}	1.5	14.1	19.7	1.5	21.9	1.5	21.3	ns
t_{PHL}			1.5	10.8	14.6	1.5	19.3	1.5	17.4	
t_{PLH}	Any \bar{B}	\bar{G}	1.5	14.5	20	1.5	19.8	1.5	21.3	ns
t_{PHL}			1.5	12.4	15.7	1.5	21	1.5	18.9	
t_{PLH}	Any \bar{A}	\bar{P}	1.5	12.8	16.4	1.5	19.5	1.5	18	ns
t_{PHL}			1.5	9.9	12.5	1.5	14.6	1.5	13.5	
t_{PLH}	Any \bar{B}	\bar{P}	1.5	13.1	16.4	1.5	19.4	1.5	17.9	ns
t_{PHL}			1.5	11.2	14.1	1.5	16.9	1.5	15.6	
t_{PLH}	\bar{A}_i	\bar{F}_i	1.5	14.7	18.8	1.5	21.4	1.5	20.1	ns
t_{PHL}			1.5	11.9	14.9	1.5	17.6	1.5	16.1	
t_{PLH}	\bar{B}_i	\bar{F}_i	1.5	14.5	18.3	1.5	21.2	1.5	19.9	ns
t_{PHL}			1.5	13.5	16.2	1.5	20.2	1.5	18.4	
t_{PLH}	\bar{A}_i	Any \bar{F} except \bar{F}_i	1.5	16.4	22	1.5	26	1.5	24	ns
t_{PHL}			1.5	14.1	18.8	1.5	22.7	1.5	20.8	
t_{PLH}	\bar{B}_i	Any \bar{F} except \bar{F}_i	1.5	16.5	22.2	1.5	26.3	1.5	24.2	ns
t_{PHL}			1.5	15.3	19.8	1.5	23.7	1.5	21.6	
t_{PLH}	Any \bar{A}	$A = B$	1.5	20.6	25.1	1.5	28.2	1.5	27.5	ns
t_{PHL}			1.5	15	18.2	1.5	23.2	1.5	21.5	
t_{PLH}	Any \bar{B}	$A = B$	1.5	20.4	25	1.5	27.5	1.5	27	ns
t_{PHL}			1.5	16.7	19.7	1.5	24.6	1.5	22.1	

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

54AC11181, 74AC11181
ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS

TI0184—D3119, APRIL 1989—REVISED MARCH 1990

**switching characteristics over recommended operating free-air temperature range,
 $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ (unless otherwise noted) (see Figure 3)**

LOGIC and ARITH modes

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	$T_A = 25^\circ\text{C}$			54AC11181		74AC11181		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t_{PLH}	Any \bar{A}	Any \bar{F}	$M = 4.5 \text{ V}$ (LOGIC mode)	1.5	11.5	15.2	1.5	18	1.5	16.6	
t_{PHL}				1.5	12.2	15	1.5	18.7	1.5	16.6	ns
t_{PLH}	\bar{B}_i	\bar{F}_i	$M = 4.5 \text{ V}$ (LOGIC mode)	1.5	14.7	18.9	1.5	21.4	1.5	20.4	
t_{PHL}				1.5	13.3	16.5	1.5	19.7	1.5	18.2	ns
t_{PLH}	Any S	Any \bar{F}	$M = 0 \text{ V}$, (ARITH mode)	1.5	16.1	20.5	1.5	22	1.5	21.2	
t_{PHL}				1.5	12.5	15.1	1.5	18.8	1.5	17.3	ns
t_{PLH}	Any S	$A = B$	$M = 0 \text{ V}$, (ARITH mode)	1.5	22.8	27.1	1.5	31.1	1.5	29.5	
t_{PHL}				1.5	16	19	1.5	23.7	1.5	21.2	ns
t_{PLH}	Any S	C_{n+4}	$M = 4.5 \text{ V}$, (LOGIC mode)	1.5	14.9	20.3	1.5	23.7	1.5	21.4	
t_{PHL}				1.5	17	24	1.5	29.7	1.5	26.5	ns
t_{PLH}	Any S	G	$M = 0 \text{ V}$, (ARITH mode)	1.5	15.7	21.6	1.5	25.8	1.5	23.6	
t_{PHL}				1.5	12.6	17.8	1.5	24.2	1.5	21.3	ns
t_{PLH}	Any S	\bar{P}	$M = 4.5 \text{ V}$, (LOGIC mode)	1.5	16.7	20	1.5	24.7	1.5	22.4	
t_{PHL}				1.5	12	15.5	1.5	19.5	1.5	17.6	ns

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

2-227

**54AC11181, 74AC11181
ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS**

D3119, APRIL 1989—REVISED MARCH 1990—TI0184

**switching characteristics over recommended operating free-air temperature range,
 $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$ (unless otherwise noted) (see Figure 3)**

SUM mode; $M = S_1 = S_2 = 0 \text{ V}$, $S_0 = S_3 = 4.5 \text{ V}$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$T_A = 25^\circ\text{C}$			54AC11181		74AC11181		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	C _n	C _{n+4}	1.5	7.1	9.9	1.5	12.6	1.5	10.8	ns
t _{PHL}			1.5	7.5	11.4	1.5	16.8	1.5	14.7	
t _{PLH}	Any \bar{A}	C _{n+4}	1.5	9.6	14.3	1.5	15.6	1.5	14.5	ns
t _{PHL}			1.5	10	17.2	1.5	20.4	1.5	18.5	
t _{PLH}	Any \bar{B}	C _{n+4}	1.5	9.6	14.8	1.5	16.4	1.5	15.2	ns
t _{PHL}			1.5	10.6	17	1.5	20.4	1.5	18.5	
t _{PLH}	C _n	Any \bar{F}	1.5	9.2	14	1.5	16	1.5	14.9	ns
t _{PHL}			1.5	8.3	13.1	1.5	15	1.5	14.1	
t _{PLH}	Any \bar{A}	\bar{G}	1.5	9.2	13.2	1.5	15.9	1.5	14.6	ns
t _{PHL}			1.5	8.3	14.3	1.5	18.5	1.5	16.3	
t _{PLH}	Any \bar{B}	\bar{G}	1.5	9.1	13	1.5	15.7	1.5	14.4	ns
t _{PHL}			1.5	8.8	13.6	1.5	18.7	1.5	16.7	
t _{PLH}	Any \bar{A}	\bar{P}	1.5	8.4	13.3	1.5	15	1.5	14.1	ns
t _{PHL}			1.5	7.7	10.7	1.5	13.6	1.5	11.8	
t _{PLH}	Any \bar{B}	\bar{P}	1.5	7.9	13	1.5	14.6	1.5	13.8	ns
t _{PHL}			1.5	8.3	10.7	1.5	13	1.5	11.7	
t _{PLH}	\bar{A}_i	\bar{F}_i	1.5	9.5	14.3	1.5	16.7	1.5	15.5	ns
t _{PHL}			1.5	9.4	14.6	1.5	17.4	1.5	15.9	
t _{PLH}	\bar{B}_i	\bar{F}_i	1.5	9.2	14	1.5	16.3	1.5	15.2	ns
t _{PHL}			1.5	10	15.3	1.5	17.5	1.5	16.7	
t _{PLH}	Any \bar{A}	Any \bar{F}	1.5	10.8	14.1	1.5	16.6	1.5	15.4	ns
t _{PHL}			1.5	10.3	15.3	1.5	18.4	1.5	16.7	
t _{PLH}	Any \bar{B}	Any \bar{F}	1.5	10.4	14.1	1.5	16.7	1.5	15.3	ns
t _{PHL}			1.5	10.7	15.6	1.5	18.7	1.5	17	

mode switching; $S_1 = S_2 = 0 \text{ V}$, $S_0 = S_3 = 4.5 \text{ V}$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$T_A = 25^\circ\text{C}$			54AC11181		74AC11181		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	M	Any \bar{F}	1.5	7.3	9.2	1.5	10.7	1.5	9.9	ns
t _{PHL}			1.5	8.3	11.2	1.5	13.5	1.5	12.1	
t _{PLH}	M	A = B	1.5	14.3	17.7	1.5	19.1	1.5	18.5	ns
t _{PHL}			1.5	11.7	14.8	1.5	19.4	1.5	17.1	

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

54AC11181, 74AC11181
ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS

TI0184—D3119, APRIL 1989—REVISED MARCH 1990

**switching characteristics over recommended operating free-air temperature range,
 $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$ (unless otherwise noted) (see Figure 3)**

DIFF mode; $M = S_0 = S_3 = 0 \text{ V}$, $S_1 = S_2 = 4.5 \text{ V}$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$T_A = 25^\circ\text{C}$			54AC11181		74AC11181		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	C _n	C _n + 4	1.5	7.1	9.9	1.5	12.6	1.5	10.8	ns
t _{PHL}			1.5	7.5	11.4	1.5	16.8	1.5	14.7	
t _{PLH}	Any \bar{A}	C _n + 4	1.5	9.5	14.6	1.5	15.7	1.5	14.8	ns
t _{PHL}			1.5	10.5	17.3	1.5	21.2	1.5	19.1	
t _{PLH}	Any \bar{B}	C _n + 4	1.5	10.5	15.4	1.5	17.3	1.5	16	ns
t _{PHL}			1.5	11.3	17.4	1.5	21	1.5	19	
t _{PLH}	C _n	Any \bar{F}	1.5	9.2	14	1.5	16	1.5	14.9	ns
t _{PHL}			1.5	8.3	13.1	1.5	15	1.5	14.1	
t _{PLH}	Any \bar{A}	\bar{G}	1.5	9.1	13.4	1.5	16	1.5	14.7	ns
t _{PHL}			1.5	8.4	14.6	1.5	18.1	1.5	16.2	
t _{PLH}	Any \bar{B}	\bar{G}	1.5	9.6	13.8	1.5	16.3	1.5	15	ns
t _{PHL}			1.5	9.5	14.2	1.5	19	1.5	17.3	
t _{PLH}	Any \bar{A}	\bar{P}	1.5	8.7	13.4	1.5	15.1	1.5	14.2	ns
t _{PHL}			1.5	8	10.2	1.5	12.6	1.5	11.2	
t _{PLH}	Any \bar{B}	\bar{P}	1.5	8.6	13.3	1.5	14.9	1.5	14.1	ns
t _{PHL}			1.5	8.8	11.3	1.5	14.2	1.5	12.7	
t _{PLH}	\bar{A}_i	\bar{F}_i	1.5	9.7	14.5	1.5	16.9	1.5	15.7	ns
t _{PHL}			1.5	9.7	14.5	1.5	17.3	1.5	15.8	
t _{PLH}	\bar{B}_i	\bar{F}_i	1.5	9.4	14.4	1.5	16.7	1.5	15.5	ns
t _{PHL}			1.5	10.8	16	1.5	18.8	1.5	17.2	
t _{PLH}	Any \bar{A}	Any \bar{F}	1.5	11	14.3	1.5	16.8	1.5	15.6	ns
t _{PHL}			1.5	10.5	15.5	1.5	18.4	1.5	16.7	
t _{PLH}	Any \bar{B}	Any \bar{F}	1.5	10.9	14.3	1.5	17	1.5	15.7	ns
t _{PHL}			1.5	11.2	15.3	1.5	19.2	1.5	17.5	
t _{PLH}	Any \bar{A}	A = B	1.5	16.5	20.2	1.5	23.6	1.5	22.7	ns
t _{PHL}			1.5	12.8	16.4	1.5	23.2	1.5	21	
t _{PLH}	Any \bar{B}	A = B	1.5	16.3	20	1.5	23	1.5	22.1	ns
t _{PHL}			1.5	13.6	18.4	1.5	24.6	1.5	21.2	

PRODUCT PREVIEW Information concerns products in the developmental design or development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75266

2-229

**54AC11181, 74AC11181
ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS**

D8119, APRIL 1969—REVISED MARCH 1990—TI0184

**switching characteristics over recommended operating free-air temperature range,
 $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$ (unless otherwise noted) (see Figure 3)**

LOGIC and ARITH modes

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	$T_A = 25^\circ\text{C}$			54AC11181		74AC11181		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t_{PLH}	Any \bar{A}	Any \bar{F}	$M = 4.5 \text{ V}$ (LOGIC mode)	1.5	7.6	11.7	1.5	13.8	1.5	12.7	ns
				1.5	9.8	15	1.5	17.8	1.5	16.1	
t_{PLH}	\bar{B}_i	\bar{F}_i	$M = 4.5 \text{ V}$ (LOGIC mode)	1.5	9.8	14.5	1.5	16.6	1.5	15.5	ns
				1.5	10.5	15.6	1.5	18.1	1.5	17.2	
t_{PLH}	Any S	Any \bar{F}	$M = 0 \text{ V}$, (ARITH mode)	1.5	10.6	13.9	1.5	16.5	1.5	15.2	ns
				1.5	9.8	12.7	1.5	17.8	1.5	16	
t_{PLH}	Any S	A = B	$M = 0 \text{ V}$, (ARITH mode)	1.5	17.7	21.4	1.5	23.7	1.5	22.7	ns
				1.5	12.3	19	1.5	23.7	1.5	20.9	
t_{PLH}	Any S	C_{n+4}	$M = 4.5 \text{ V}$, (LOGIC mode)	1.5	9.9	14.3	1.5	16.6	1.5	15.4	ns
				1.5	11.6	21	1.5	26.3	1.5	23.3	
t_{PLH}	Any S	\bar{G}	$M = 0 \text{ V}$, (ARITH mode)	1.5	10.1	14.4	1.5	17.7	1.5	16	ns
				1.5	9	15.2	1.5	19.8	1.5	18.4	
t_{PLH}	Any S	\bar{P}	$M = 4.5 \text{ V}$, (LOGIC mode)	1.5	10.8	14.8	1.5	18.2	1.5	16.4	ns
				1.5	9	11.5	1.5	16.4	1.5	14.3	

operating characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	TYP	UNIT
C_{pd} Power dissipation capacitance	$C_L = 50 \text{ pF}, f = 1 \text{ MHz}$	119	pF

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

2-230



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

PARAMETER MEASUREMENT INFORMATION

SUM MODE TEST TABLE
FUNCTION INPUTS: M = S1 = S2 = 0 V, S0 = S2 = 4.5 V

PARAMETER	INPUT UNDER TEST	OTHER INPUT SAME BIT		OTHER DATA INPUTS		OUTPUT UNDER TEST	OUTPUT WAVEFORM (SEE FIGURE 3)
		APPLY 4.5 V	APPLY GND	APPLY 4.5 V	APPLY GND		
tPLH	\bar{A}_i	\bar{B}_i	None	Remaining \bar{A} and \bar{B}	C_n	F_i	In-Phase
tPHL	\bar{B}_i	\bar{A}_i	None	Remaining \bar{A} and \bar{B}	C_n	\bar{F}_i	In-Phase
tPLH	\bar{A}_i	\bar{B}_i	None	None	Remaining \bar{A} and \bar{B}, C_n	\bar{P}	In-Phase
tPHL	\bar{B}_i	\bar{A}_i	None	None	Remaining \bar{A} and \bar{B}, C_n	\bar{P}	In-Phase
tPLH	A_i	None	B_i	Remaining B	Remaining \bar{A}, C_n	G	In-Phase
tPHL	\bar{B}_i	None	\bar{A}_i	Remaining B	Remaining \bar{A}, C_n	\bar{G}	In-Phase
tPLH	C_n	None	D_n	All \bar{A}	All \bar{B}	Any \bar{F} or C_{n+4}	In-Phase
tPHL	\bar{A}_i	None	\bar{B}_i	Remaining \bar{B}	Remaining \bar{A}, C_n	C_{n+4}	Out-of-Phase
tPLH	\bar{B}_i	None	\bar{A}_i	Remaining \bar{B}	Remaining \bar{A}, C_n	C_{n+4}	Out-of-Phase

MODE SWITCHING TEST TABLE
FUNCTION INPUTS: S1 = S2 = 0 V, S0 = S3 = 4.5 V

PARAMETER	INPUT UNDER TEST	OTHER INPUT SAME BIT		OTHER DATA INPUTS		OUTPUT UNDER TEST	OUTPUT WAVEFORM (SEE FIGURE 3)
		APPLY 4.5 V	APPLY GND	APPLY 4.5 V	APPLY GND		
tPLH	M	—	—	Remaining A and B	$\bar{B}_2, \bar{A}_2, C_n$	Any \bar{F}	In-Phase
tPHL	M	—	—	Remaining \bar{A} and \bar{B}	$\bar{B}_1, \bar{A}_1, C_n$	$A = B$	In-Phase

**54AC11181, 74AC11181
ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS**

D3119, APRIL 1989—REVISED MARCH 1990—TI0184

PARAMETER MEASUREMENT INFORMATION

DIFF MODE TEST TABLE
FUNCTION INPUTS: $M = S_0 = S_3 = 0 \text{ V}$, $S_1 = S_2 = 4.5 \text{ V}$

PARAMETER	INPUT UNDER TEST	OTHER INPUT SAME BIT		OTHER DATA INPUTS		OUTPUT UNDER TEST	OUTPUT WAVEFORM (SEE FIGURE 3)
		APPLY 4.5 V	APPLY GND	APPLY 4.5 V	APPLY GND		
t _{PLH}	Ā _i	None	Ā _i	Remaining Ā	Remaining Ā, C _n	Ā̄ _i	In-Phase
t _{PHL}	Ā _i	Ā _i	None	Remaining Ā	Remaining Ā, C _n	Ā̄ _i	Out-of-Phase
t _{PLH}	Ā _i	None	Ā̄ _i	None	Remaining Ā and Ā̄, C _n	Ā̄	In-Phase
t _{PHL}	Ā _i	Ā̄ _i	None	None	Remaining Ā and Ā̄, C _n	Ā̄	Out-of-Phase
t _{PLH}	Ā _i	Ā̄ _i	None	None	Remaining Ā and Ā̄, C _n	Ā̄	In-Phase
t _{PHL}	Ā _i	Ā̄ _i	Ā _i	None	Remaining Ā and Ā̄, C _n	Ā̄	Out-of-Phase
t _{PLH}	Ā _i	Ā _i	Ā̄ _i	Remaining Ā	Remaining Ā, C _n	A = B	In-Phase
t _{PHL}	Ā _i	Ā̄ _i	Ā _i	Remaining Ā	Remaining Ā, C _n	A = B	Out-of-Phase
t _{PLH}	C _n	None	None	All Ā and Ā̄	None	C _n + 4 or any F	In-Phase
t _{PHL}	Ā _i	Ā̄ _i	None	None	Remaining Ā and Ā̄, C _n	C _n + 4	Out-of-Phase
t _{PLH}	Ā _i	Ā̄ _i	Ā _i	None	Remaining Ā and Ā̄, C _n	C _n + 4	In-Phase
t _{PHL}	Ā _i	Ā̄ _i	Ā̄ _i	None	Remaining Ā and Ā̄, C _n	C _n + 4	Out-of-Phase


LOGIC MODE TEST TABLE
FUNCTION INPUTS: $S_0 = S_3 = 0 \text{ V}$, $S_1 = S_2 = M = 4.5 \text{ V}$

PARAMETER	INPUT UNDER TEST	OTHER INPUT SAME BIT		OTHER DATA INPUTS		OUTPUT UNDER TEST	OUTPUT WAVEFORM (SEE FIGURE 3)
		APPLY 4.5 V	APPLY GND	APPLY 4.5 V	APPLY GND		
t _{PLH}	Ā _i	Ā̄ _i	None	None	Remaining Ā and Ā̄, C _n	Ā̄ _i	Out-of-Phase
t _{PHL}	Ā _i	Ā̄ _i	None	None	Remaining Ā and Ā̄, C _n	Ā̄ _i	Out-of-Phase

54AC11181, 74AC11181
ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS

TI0184—D3119, APRIL 1989—REVISED MARCH 1990

PARAMETER MEASUREMENT INFORMATION



- NOTES:
- A. C_L includes probe and jig capacitance.
 - B. Input pulses are supplied by generators having the following characteristics: $PRR \leq 10 \text{ MHz}$, $Z_0 = 50 \Omega$, $t_r = 3 \text{ ns}$, $t_f = 3 \text{ ns}$.
For testing f_{max} and pulse duration: $t_r = 1$ to 3 ns , $t_f = 1$ to 3 ns .
 - C. The outputs are measured one at a time with one input transition per measurement.

FIGURE 3. LOAD CIRCUIT AND VOLTAGE WAVEFORMS