
### 74AC11374 OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOP WITH 3-STATE OUTPUTS

SCAS214A - JULY 1987 - REVISED APRIL 1996

- Eight D-Type Flip-Flops in a Single Package
- 3-State Bus-Driving True Outputs
- Full Parallel Access for Loading
- Flow-Through Architecture Optimizes PCB Layout
- Center-Pin V<sub>CC</sub> and GND Configurations Minimize High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1-µm Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic Small-Outline (DW) and Shrink Small-Outline (DB) Packages, and Standard Plastic 300-mil DIPs (NT)



#### description

This 8-bit flip-flop features 3-state outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. It is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight flip-flops of the 74AC11374 are edge-triggered D-type flip-flops. On the positive transition of the clock, the Q outputs are set to the logic levels set up at the D inputs.

The output-enable  $(\overline{OE})$  input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance third state provides the capability to drive the bus lines in a bus-organized system without need for interface or pullup components.

OE does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The 74AC11374 is characterized for operation from -40°C to 85°C.

### FUNCTION TABLE (each flip-flop)

	INPUTS	ОИТРИТ	
Б	CLK	D	Q
L	<b>↑</b>	Н	Н
L	$\uparrow$	L	L
L	L	Χ	Q <sub>0</sub>
L	Н	Χ	Q <sub>0</sub> Q <sub>0</sub>
L	$\downarrow$	Χ	Q <sub>0</sub>
Н	Х	Χ	z



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1996, Texas Instruments Incorporated


#### SCAS214A - JULY 1987 - REVISED APRIL 1996

#### logic symbol†



<sup>&</sup>lt;sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

#### logic diagram (positive logic)





#### 74AC11374 OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOP WITH 3-STATE OUTPUTS

SCAS214A - JULY 1987 - REVISED APRIL 1996

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	–0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Output voltage range, V <sub>O</sub> (see Note 1)	–0.5 V to V <sub>CC</sub> + 0.5 V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ )	±20 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CC</sub> )	±50 mA
Continuous output current, $I_O(V_O = 0 \text{ to } V_{CC})$	±50 mA
Continuous current through V <sub>CC</sub> or GND	±200 mA
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 2): DB package	0.65 W
DW package	· 1.7 W
NT package	1.3 W
Storage temperature range, T <sub>sto</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### recommended operating conditions

			MIN	NOM	MAX	UNIT
VCC	Supply voltage		3	5	5.5	٧
		$V_{CC} = 3 V$	2.1			
VIH	High-level input voltage	$V_{CC} = 4.5 \text{ V}$	3.15			V
	H High-level input voltage  Low-level input voltage  Input voltage  Output voltage  H High-level output current  L Low-level output current	$V_{CC} = 5.5 \text{ V}$	3.85			
		$V_{CC} = 3 V$			0.9	
VIL	High-level input voltage  Low-level input voltage  Input voltage  Output voltage  High-level output current  Low-level output current	$V_{CC} = 4.5 \text{ V}$			1.35	٧
V <sub>I</sub>		$V_{CC} = 5.5 \text{ V}$			1.65	
VI	Input voltage		0		$v_{CC}$	٧
Vo	Output voltage		0		٧cc	٧
		$V_{CC} = 3 V$			-4	
ЮН	High-level output current	$V_{CC} = 4.5 \text{ V}$			-24	mA
		$V_{CC} = 5.5 \text{ V}$			-24	
		V <sub>CC</sub> = 3 V			12	
loL	Low-level output current	$V_{CC} = 4.5 \text{ V}$			24	mA
		$V_{CC} = 5.5 \text{ V}$			24	
Δt/Δν	Innut transition rise or fall rate	Data	0		10	ns/V
ΔυΔν	input transition rise or fall rate	ŌĒ	0		5	
TA	Operating free-air temperature	-	-40	_	85	°C



NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>2.</sup> The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the NT package, which has a trace length of zero.

### 74AC11374 OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOP WITH 3-STATE OUTPUTS

SCAS214A - JULY 1987 - REVISED APRIL 1996

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V	T,	<b>Վ = 25°C</b>	;	BAINI	BAAV	UNIT
PARAMETER	TEST CONDITIONS	VCC	MIN	TYP	MAX	IVIIIN	WAA	UNIT
		3 V	2.9			2.9		
	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$							
		5.5 V	5.4	MIN TYP MAX 9 2.9 4 4.4 5.4 8 2.48 4 3.8 4 4.8 3.85 0.1 0.				
VOH	I <sub>OH</sub> = -50 μA		V					
I <sub>OH</sub> = -75 mA <sup>†</sup>	Jan. 24 m A		3.94			3.8		
	10H = -24 111A	5.5 V	4.94			4.8		
	$I_{OH} = -75 \text{ mA}^{\dagger}$	5.5 V				3.85		
					0.1		0.1	
	$I_{OL} = 50 \ \mu A$ $0.1$ $4.5 \ V$ $0.1$ $5.5 \ V$ $0.1$	4.5 V			0.1		0.1	
		0.1						
V <sub>OL</sub>	I <sub>OL</sub> = 12 mA	3 V			0.36		0.44	V
					0.36		0.44	,
	IOL = 24 IIIA	5.5 V	MIN TYP MAX 2.9 2.9 4.4 5.4 5.4 2.58 2.48 3.94 4.94 4.8 3.85  0.1 0.1 0.1 0.1 0.1 0.1 0.1 0.1 0.1 0.					
	$I_{OL} = 75 \text{ mA}^{\dagger}$	5.5 V					1.65	
loz	V <sub>O</sub> = V <sub>CC</sub> or GND	5.5 V			±0.5		±5	μΑ
l <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V			±0.1		±1	μΑ
lcc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			8		80	μΑ
Ci	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		4				pF
Co	V <sub>O</sub> = V <sub>CC</sub> or GND	5 V		10				pF

<sup>†</sup> Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

## timing requirements over recommended operating free-air temperature range, $V_{CC}$ = 3.3 V $\pm$ 0.3 V (unless otherwise noted) (see Figure 1)

			T <sub>A</sub> = 25°C		MIN	MAX	UNIT
		MIN	MAX	IVIIIV	IVIAA	UNIT	
fclock	f <sub>clock</sub> Clock frequency		0	75	0	75	MHz
t <sub>w</sub>	Pulse duration CLK	low or high	6.5		6.5		ns
t <sub>su</sub>	t <sub>SU</sub> Setup time, data before CLK↑		2.5		2.5		ns
t <sub>h</sub> Hold time, data after CLK↑		4.5	·	4.5		ns	

## timing requirements over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)

		T <sub>A</sub> = 25°C		MIN	МАХ	UNIT	
		MIN	MAX	IVIIIA	WAA	UNIT	
fclock	clock Clock frequency		0	95	0	95	MHz
t <sub>w</sub>	Pulse duration	CLK low or high	5		5		ns
t <sub>su</sub>	t <sub>su</sub> Setup time, data before CLK↑		2.5		2.5		ns
th	t <sub>h</sub> Hold time, data after CLK↑		3.5		3.5		ns



### 74AC11374 **OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOP** WITH 3-STATE OUTPUTS SCAS214A – JULY 1987 – REVISED APRIL 1996

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 3.3 V $\pm$ 0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	FROM TO		TO T <sub>A</sub> = 25°C			;	MIN	MAX	UNIT
PANAIVIETEN	(INPUT)	(OUTPUT)	MIN	TYP	MAX	IVIIIA	WAA	UNIT		
f <sub>max</sub>			75	90		75		MHz		
<sup>t</sup> PLH	CLK	Any Q	1.5	9.5	12.5	1.5	14.2	no		
<sup>†</sup> PHL			1.5	9	12.6	1.5	14	ns		
<sup>t</sup> PZH	ŌĒ	Any Q	1.5	8	10.9	1.5	12.3	ns		
tPZL			1.5	8	11.1	1.5	12.3	20		
<sup>t</sup> PHZ	ŌĒ	A O	1.5	10	12.1	1.5	12.5	no		
t <sub>PLZ</sub>	) DE	Any Q	1.5	8	10.7	1.5	11.6	ns		

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)


PARAMETER	FROM	то	T <sub>A</sub> = 25°C			MIN	мах	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	IVIIIV	IVIAA	UNIT
f <sub>max</sub>			95	110		95		MHz
t <sub>PLH</sub>	CLK	Any Q	1.5	6.5	9	1.5	10.2	20
<sup>t</sup> PHL			1.5	5.5	9.1	1.5	10.1	ns
<sup>t</sup> PZH	ŌĒ	Any Q	1.5	5.5	8	1.5	9.1	
t <sub>PZL</sub>			1.5	5.5	8.4	1.5	9.4	ns
t <sub>PHZ</sub>	ŌĒ	A O	1.5	9	11	1.5	11.2	20
t <sub>PLZ</sub>	OE	Any Q	1.5	6	8.6	1.5	9.2	ns

### operating characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$

PARAMETER		TEST CO	TYP	UNIT		
C <sub>pd</sub> Power dissipation capacitance	Davies dissination considers a set fin flow	Outputs enabled	C. F0 = F	f =1 MHz	75	pF
	Power dissipation capacitance per hip-hop	Outputs disabled	C <sub>L</sub> = 50 pF		66	



#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

**VOLTAGE WAVEFORMS** 

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

**VOLTAGE WAVEFORMS** 

- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50 \ \Omega$ ,  $t_f = 3 \ ns$ ,  $t_f = 3 \ ns$ .
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

