54AC16373, 74AC16373 16-BIT TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCAS121B - MARCH 1990 - REVISED APRIL 1996

- Members of the Texas Instruments Widebus™ Family
- 3-State True Outputs
- Full Parallel Access for Loading
- Flow-Through Architecture Optimizes PCB Layout
- Distributed V_{CC} and GND Pin Configuration
 Minimizes High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1-µm Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) Packages Using 25-mil Center-to-Center Pin Spacings and 380-mil Fine-Pitch Ceramic Flat (WD) Packages Using 25-mil Center-to-Center Pin Spacings

description

The 'AC16373 are 16-bit transparent D-type latches with 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. The device can be used as two 8-bit latches or one 16-bit latch. When the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the levels set up at the D inputs.

54AC16373 . . . WD PACKAGE 74AC16373 . . . DL PACKAGE (TOP VIEW)



A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components. \overline{OE} does not affect internal operations of the latch. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The 74AC16373 is packaged in TI's shrink small-outline package (DL), which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The 54AC16373 is characterized for operation over the full military temperature range of –55°C to 125°C. The 74AC16373 is characterized for operation from –40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1996, Texas Instruments Incorporated


1

SCAS121B - MARCH 1990 - REVISED APRIL 1996

FUNCTION TABLE

	INPUTS		ОИТРИТ
ŌĒ	LE	D	Q
L	Н	Н	Н
L	Н	L	L
L	L	Χ	Q_0
Н	X	Χ	Z

logic symbol†





[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



SCAS121B - MARCH 1990 - REVISED APRIL 1996

logic diagram (positive logic)





To Seven Other Channels

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	–0.5 V to 7 V
Input voltage range, V _I (see Note 1)	\dots -0.5 V to V _{CC} + 0.5 V
Output voltage range, V _O (see Note 1)	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	±20 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through V _{CC} or GND	±400 mA
Maximum power dissipation at $T_A = 55$ °C (in still air) (see Note 2): DL package	1.2 W
Storage temperature range, T _{stq}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.



^{2.} The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.

54AC16373, 74AC16373 16-BIT TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCAS121B - MARCH 1990 - REVISED APRIL 1996

recommended operating conditions (see Note 3)

			54	54AC16373			74AC16373		
			MIN	MIN NOM MAX		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	Supply voltage		5	5.5	3	5	5.5	٧
		V _{CC} = 3 V	2.1			2.1			
VιΗ	High-level input voltage	$V_{CC} = 4.5 \text{ V}$	3.15			3.15			V
		$V_{CC} = 5.5 V$	3.85			3.85			
		V _{CC} = 3 V			0.9			0.9	
VIL	Low-level input voltage	$V_{CC} = 4.5 \text{ V}$		Ĉ	1.35			1.35	V
		$V_{CC} = 5.5 \text{ V}$			1.65			1.65	
VI	Input voltage		0	- 48	VCC	0		VCC	V
Vo	Output voltage		0	Ġ.	VCC	0		VCC	V
		V _{CC} = 3 V		2	-4			-4	
ЮН	High-level output current	V _{CC} = 4.5 V			-24			-24	mA
		$V_{CC} = 5.5 \text{ V}$	- 1		-24			-24	
		V _{CC} = 3 V			12			12	
lOL	Low-level output current	$V_{CC} = 4.5 \text{ V}$			24			24	mA
		V _{CC} = 5.5 V			24			24	
Δt/Δν	Input transition rise or fall rate		0		10	0		10	ns/V
TA	Operating free-air temperature		-55		125	-40		85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V	T,	_Δ = 25°C	;	54AC1	16373	3 74AC16373		UNIT
PARAMETER	TEST CONDITIONS	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
		3 V	2.9			2.9		2.9		
	IOH = -50 μA	4.5 V	4.4			4.4		4.4		
		5.5 V	5.4			5.4		5.4		
Voн	$I_{OH} = -4 \text{ mA}$	3 V	2.58			2.48		2.48		V
	I _{OL} = -24 mA	4.5 V	3.94			3.8		3.8		
	10L = -24 111A	5.5 V	4.94			4.8		4.8		
	$I_{OH} = -75 \text{ mA}^{\dagger}$	5.5 V				3.85	49	3.85		
	I _{OL} = 50 μA	3 V			0.1	Ž.	0.1		0.1	
		4.5 V			0.1	332	0.1		0.1	
		5.5 V			0.1	S	0.1		0.1	
V _{OL}	I _{OL} = 12 mA	3 V			0.36	45	0.44		0.44	V
	I _{OL} = 24 mA	4.5 V			0.36		0.44		0.44	
	10L = 24 111A	5.5 V			0.36		0.44		0.44	
	$I_{OL} = 75 \text{ mA}^{\dagger}$	5.5 V					1.65		1.65	
Ц	V _I = V _{CC} or GND	5.5 V			±0.1		±1		±1	μΑ
loz	V _O = V _{CC} or GND	5.5 V			±0.5		±5		±5	μΑ
Icc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V		•	8	•	80	·	80	μΑ
C _i	V _I = V _{CC} or GND	5 V		4.5						pF
Co	V _O = V _{CC} or GND	5 V		12		•		·		pF

 $[\]dagger$ Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



54AC16373, 74AC16373 16-BIT TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCAS121B - MARCH 1990 - REVISED APRIL 1996

timing requirements over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

		T _A = 25°C		T _A = 25°C 54AC16373		74AC16373		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t _w	Pulse duration, LE high	5		5 5		5		ns
t _{su}	Setup time, data before LE↓	1.5		1.5		1.5		ns
th	Hold time, data after LE↓	3		3		3		ns

timing requirements over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

		T _A = 25°C		T _A = 25°C 54AC16373		74AC16373		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t _w	Pulse duration, LE high	4		4		4		ns
t _{su}	Setup time, data before LE↓	1.5		1.5		1.5		ns
t _h	Hold time, data after LE↓	2.5		2.5	,	2.5		ns

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	Т,	4 = 25°C	;	54AC1	6373	74AC1	6373	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
^t PLH	D	Q	3.7	10.6	13.4	3.7	15.1	3.7	15.1	
tPHL	D	ď	4.3	11.3	14	4.3	14.8	4.3	14.8	ns
t _{PLH}	LE	Q	4.6	12.9	15.8	4.6	18.6	4.6	18.6	no
tPHL	LE	ď	4.5	12.1	14.6	4.5	16.4	4.5	16.4	ns
^t PZH	ŌĒ	Q	4.2	11.8	14.8	4.2	17.5	4.2	17.5	no
^t PZL	OE	ď	5.4	16.3	19.8	5.4	22.3	5.4	22.3	ns
t _{PHZ}	<u>OE</u>	Q	4.2	7.9	9.5	4.2	10.2	4.2	10.2	ne
t _{PLZ}			3.8	7.1	8.9	3.8	9.8	3.8	9.8	ns

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	T,	Վ = 25°C	;	54AC1	6373	74AC1	6373	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
^t PLH	D	Q	3.1	6.7	8.5	3.1	9.7	3.1	9.7	
tPHL	D	ų ,	3.5	7.3	9.1	3.5	10.1	3.5	10.1	ns
^t PLH	LE	q	3.8	8.2	10.2	3.8	11.9	3.8	11.9	
tPHL	LE		3.6	7.8	9.7	3.6	10.9	3.6	10.9	ns
^t PZH	ŌĒ	0	3.5	7.4	9.4	3,5	10.8	3.5	10.8	
^t PZL	OE	Q	4.3	9.1	11.3	4.3	12.8	4.3	12.8	ns
^t PHZ	ŌĒ	Q	3.9	6.6	8	3.9	8.8	3.9	8.8	20
tPLZ	OE .		3.7	5.9	7.4	3.7	8.1	3.7	8.1	ns


operating characteristics, V_{CC} = 5 V, T_A = 25°C

PARAMETER			TEST CO	TYP	UNIT	
C	Outputs enabled	$C_1 = 50 \text{ pF}$. $f = 1 \text{ MHz}$		43		
Cpd	Cod Power dissipation capacitance per later	Outputs disabled	C_ = 50 pr,	I = I IVITZ	5	pF

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

VOLTAGE WAVEFORMS

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

VOLTAGE WAVEFORMS

- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \Omega$, $t_r = 3$ ns, $t_f = 3$ ns.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

