54AC16374, 74AC16374 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCAS123B - MARCH 1990 - REVISED APRIL 1996

- Members of the Texas Instruments Widebus™ Family
- 3-State True Outputs
- Full Parallel Access for Loading
- Flow-Through Architecture Optimizes PCB Layout
- Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1-µm Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) Packages Using 25-mil Center-to-Center Pin Spacings and 380-mil Fine-Pitch Ceramic Flat (WD) Packages Using 25-mil Center-to-Center Pin Spacings

description

The 'AC16374 are 16-bit edge-triggered D-type flip-flops with 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

54AC16374...WD PACKAGE 74AC16374...DL PACKAGE (TOP VIEW)

		\neg	_	
10E	1 1 '	ار 4		1CLK
1Q1 [2	4	7]]	1D1
1Q2	3	4	6	1D2
GND[4	4	5	GND
1Q3 [5	4	4[]	1D3
1Q4 [6			1D4
v _{cc} [V_{CC}
1Q5				1D5
1Q6 [4	٥Д	1D6
GND [GND
1Q7				1D7
1Q8				1D8
2Q1				2D1
2Q2				2D2
GND [GND
2Q3				2D3
2Q4	17		2[]	2D4
v _{cc} [1 🏻	V_{CC}
2Q5				2D5
2Q6				2D6
GND	4			GND
2Q7				2D7
2Q8		2	6	2D8
20E	24	2	5	2CLK
			_	

The 'AC16374 can be used as two 8-bit flip-flops or one 16-bit flip-flop. On the positive transition of the clock (CLK) input, the Q outputs of the flip-flop take on the logic levels set up at the data (D) inputs.

A buffered output-enable (OE) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly.

OE does not affect the internal operations of the flip-flop. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The 74AC16374 is packaged in Tl's shrink small-outline package, which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The 54AC16374 is characterized for operation over the full military temperature range of –55°C to 125°C. The 74AC16374 is characterized for operation from –40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.


Copyright © 1996, Texas Instruments Incorporated

SCAS123B - MARCH 1990 - REVISED APRIL 1996

FUNCTION TABLE

	INPUTS	OUTPUT	
ŌĒ	CLK	D	Q
L	1	Н	Н
L	↑	L	L
L	X	Χ	Q ₀
L	\downarrow	Χ	Q ₀ Q ₀
Н	Χ	Χ	Z


logic symbol[†]



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, V _{CC}	0.5 V to 7 V
Input voltage range, V _I (see Note 1)	$0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Output voltage range, V _O (see Note 1)	$0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	±20 mA
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC})	±50 mA
Continuous output current, I _O (V _O = 0 to V _{CC})	±50 mA
Continuous current through V _{CC} or GND	±400 mA
Maximum power package dissipation at T _A = 55°C (in still air)(see Note 2): DL package	1.2 W
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.



^{2.} The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.

54AC16374, 74AC16374 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCAS123B - MARCH 1990 - REVISED APRIL 1996

recommended operating conditions (see Note 3)

			54	54AC16374			AC1637	4	UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage		3	5	5.5	3	5	5.5	V
		V _{CC} = 3 V	2.1			2.1			
VIH	High-level input voltage	$V_{CC} = 4.5 V$	3.15			3.15			V
		$V_{CC} = 5.5 V$	3.85			3.85			
		V _{CC} = 3 V			0.9			0.9	
V_{IL}	Low-level input voltage	$V_{CC} = 4.5 V$		Á	1.35			1.35	V
		$V_{CC} = 5.5 V$		687	1.65			1.65	
VI	Input voltage		0	4	Vcc	0		VCC	V
VO	Output voltage		0	٥	VCC	0		VCC	V
		V _{CC} = 3 V		3	-4			-4	
ЮН	High-level output current	$V_{CC} = 4.5 V$,	-24			-24	mA
		$V_{CC} = 5.5 V$	146		-24			-24	
		V _{CC} = 3 V			12			12	
lOL	Low-level output current	$V_{CC} = 4.5 \text{ V}$			24			24	mA
		$V_{CC} = 5.5 V$			24			24	
Δt/Δν	Input transition rise or fall rate		0		10	0		10	ns/V
TA	Operating free-air temperature		-55		125	-40	•	85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V	T _A = 25°C			54AC1	6374	74AC16374		UNIT
PARAMETER	TEST CONDITIONS	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
			2.9			2.9		2.9		
	I _{OH} = -50 μA	4.5 V	4.4			4.4		4.4		
		5.5 V	5.4			5.4		5.4		
Voн	$I_{OH} = -4 \text{ mA}$	3 V	2.58			2.48		2.48		V
		4.5 V	3.94			3.8		3.8		
	I _{OL} = -24 mA	5.5 V	4.94			4.8		4.8		
	I _{OH} = -75 mA [†]	5.5 V				3.85		3.85		
					0.1		0.1		0.1	
	I _{OL} = 50 μA	4.5 V			0.1		0.1		0.1	.
		5.5 V			0.1	ૢૡૺ	0.1		0.1	
V _{OL}	I _{OL} = 12 mA	3 V			0.36	Ş	0.44		0.44	V
	I _{OL} = 24 mA	4.5 V			0.36	, Q	0.44		0.44	1
	10L - 24 111A	5.5 V			0.36		0.44		0.44	
	I _{OL} = 75 mA [†]	5.5 V				•	1.65		1.65	
lj	V _I = V _{CC} or GND	5.5 V			±0.1		±1		±1	μΑ
loz	V _O = V _{CC} or GND	5.5 V			±0.5		±5		±5	μΑ
lcc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			8		80		80	μΑ
Ci	V _I = V _{CC} or GND	5 V		3						рF
Co	V _O = V _{CC} or GND	5 V		11						pF

[†] Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



54AC16374, 74AC16374 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCAS123B - MARCH 1990 - REVISED APRIL 1996

timing requirements over recommended operating free-air temperature range V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

			T _A = 25°C		54AC16374		74AC16374		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
fclock	Clock frequency		0	60	0	ر 60	0	60	MHz
t _W	Pulse duration	CLK high or low	8.3		8.3		8.3		ns
t _{su}	Setup time, data before CLK↑		7.5		7.5	E.A.	7.5		ns
th	Hold time, data after CLK↑		0		୍ଚ		0		ns

timing requirements over recommended operating free-air temperature range V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

			T _A = 25°C		54AC16374		74AC1	UNIT	
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
fclock	Clock frequency		0	100	0	<u>_</u> 100	0	100	MHz
t _W	Pulse duration	CLK high or low	5		5.		5		ns
t _{su}	Setup time, data before CLK↑		5		્5	1 2.	5		ns
t _h	Hold time, data after CLK↑		0		୍ତ		0		ns

switching characteristics over recommended operating free-air temperature range V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	Т,	T _A = 25°C			54AC16374		74AC16374	
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
f _{max}			60			60	W.	60		MHz
t _{PLH}	CLK	CLK Q	4.9	12.2	15	4.9	17	4.9	17	200
t _{PHL}			4.8	11.9	14.3	4.8	15.7	4.8	15.7	ns
^t PZH	-	α	4.3	11.9	14.7	4.3	16.8	4.3	16.8	200
t _{PZL}	OE		5.3	15.5	18.7	5,3	21.2	5.3	21.2	ns
tPHZ		Q	4	7.3	9	ं 4	9.8	4	9.8	
tPLZ	OE		3.8	7.1	8.8	[©] 3.8	9.4	3.8	9.4	ns

switching characteristics over recommended operating free-air temperature range V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	т,	T _A = 25°C			54AC16374		74AC16374	
PARAMETER	(INPUT) (OUTPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
f _{max}			100			100	Š	100		MHz
^t PLH	CLK		3.8	7.6	9.5	3.8	10.8	3.8	10.8	
t _{PHL}	CLK	Q	3.8	7.6	9.5	3.8	10.6	3.8	10.6	ns
^t PZH	ŌĒ	Q	3.2	7.2	9	3.2	10.2	3.2	10.2	
t _{PZL}	OE		3.8	8.7	10.7	3,8	12.1	3.8	12.1	ns
^t PHZ	ŌĒ Q		3.7	6	7.5	3.7	8.2	3.7	8.2	20
t _{PLZ}		3.5	5.8	7.3	ં 3.5	7.9	3.5	7.9	ns	


operating characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

	PARAMETER			TEST CONDITIONS		
C _{pd} Power dissipation capacitance per flip-flop	Outputs enabled	$C_1 = 50 pF$	f = 1 MHz	49	2.5	
	Outputs disabled	CL - 50 pr,	1 – 1 IVITZ	32	pF	

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_I includes probe and jig capacitance.

VOLTAGE WAVEFORMS

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_f = 3 ns, t_f = 3 ns.

VOLTAGE WAVEFORMS

D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

