

## 54ACT/74ACT563 Octal Latch with TRI-STATE® Outputs

### General Description



The 'ACT563 is a high-speed octal latch with buffered common Latch Enable (LE) and buffered common Output Enable ( $\bar{OE}$ ) inputs.

The 'ACT563 device is functionally identical to the 'ACT573, but with inverted outputs.

### Features


- $I_{CC}$  and  $I_{OZ}$  reduced by 50%
- Inputs and outputs on opposite sides of package allow easy interface with microprocessors
- Useful as input or output port for microprocessors
- Functionally identical to 'ACT573 but with inverted outputs
- Outputs source/sink 24 mA
- 'ACT563 has TTL-compatible inputs
- Standard Military Drawing (SMD)  
—'ACT563: 5962-89556

### Logic Symbols




### Connection Diagrams

**Pin Assignment  
for DIP, Flatpak and SOIC**



TL/F/9970-3

**Pin Assignment  
for LCC**



TL/F/9970-4

Pin Names	Description
D <sub>0</sub> -D <sub>7</sub>	Data Inputs
LE	Latch Enable Input
$\bar{OE}$	TRI-STATE Output Enable Input
$\bar{O}_0-\bar{O}_7$	TRI-STATE Latch Outputs

TRI-STATE® is a registered trademark of National Semiconductor Corporation.  
FACT™ is a trademark of National Semiconductor Corporation.

## Functional Description

The 'ACT563 contains eight D-type latches with TRI-STATE complementary outputs. When the Latch Enable (LE) input is HIGH, data on the  $D_n$  inputs enters the latches. In this condition the latches are transparent, i.e., a latch output will change state each time its D input changes. When LE is LOW the latches store the information that was present on the D inputs a setup time preceding the HIGH-to-LOW transition of LE. The TRI-STATE buffers are controlled by the Output Enable ( $\overline{OE}$ ) input. When  $\overline{OE}$  is LOW, the buffers are in the bi-state mode. When  $\overline{OE}$  is HIGH the buffers are in the high impedance mode but that does not interfere with entering new data into the latches.

## Function Table

Inputs			Internal	Outputs	Function
$\overline{OE}$	LE	D	Q	O	
H	X	X	X	Z	High-Z
H	H	L	H	Z	High-Z
H	H	H	L	Z	High-Z
H	L	X	NC	Z	Latched
L	H	L	H	H	Transparent
L	H	H	L	L	Transparent
L	L	X	NC	NC	Latched

H = HIGH Voltage Level


L = LOW Voltage Level

X = Immaterial

Z = High Impedance

NC = No Change

## Logic Diagram



TL/F/9970-5

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

## Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage ( $V_{CC}$ )	$-0.5V$ to $+7.0V$
DC Input Diode Current ( $I_{IK}$ ) $V_I = -0.5V$	$-20\text{ mA}$
$V_I = V_{CC} + 0.5V$	$+20\text{ mA}$
DC Input Voltage ( $V_I$ )	$-0.5V$ to $V_{CC} + 0.5V$
DC Output Diode Current ( $I_{OK}$ ) $V_O = -0.5V$	$-20\text{ mA}$
$V_O = V_{CC} + 0.5V$	$+20\text{ mA}$
DC Output Voltage ( $V_O$ )	$-0.5V$ to $V_{CC} + 0.5V$
DC Output Source or Sink Current ( $I_O$ )	$\pm 50\text{ mA}$
DC $V_{CC}$ or Ground Current per Output Pin ( $I_{CC}$ or $I_{GND}$ )	$\pm 50\text{ mA}$
Storage Temperature ( $T_{STG}$ )	$-65^{\circ}\text{C}$ to $+150^{\circ}\text{C}$
Junction Temperature ( $T_J$ ) CDIP PDIP	$175^{\circ}\text{C}$ $140^{\circ}\text{C}$

**Note 1:** Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. National does not recommend operation of FACT™ circuits outside databook specifications.

## Recommended Operating Conditions

Supply Voltage ( $V_{CC}$ ) 'ACT	$4.5V$ to $5.5V$
Input Voltage ( $V_I$ )	$0V$ to $V_{CC}$
Output Voltage ( $V_O$ )	$0V$ to $V_{CC}$
Operating Temperature ( $T_A$ ) 74ACT 54ACT	$-40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$ $-55^{\circ}\text{C}$ to $+125^{\circ}\text{C}$
Minimum Input Edge Rate ( $\Delta V/\Delta t$ ) 'ACT Devices $V_{IN}$ from $0.8V$ to $2.0V$ $V_{CC} @ 4.5V, 5.5V$	$125\text{ mV/ns}$

## DC Characteristics for 'ACT Family Devices

Symbol	Parameter	$V_{CC}$ (V)	74ACT		54ACT	74ACT	Units	Conditions
			$T_A = +25^{\circ}\text{C}$		$T_A =$ $-55^{\circ}\text{C}$ to $+125^{\circ}\text{C}$	$T_A =$ $-40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$		
			Typ	Guaranteed Limits				
$V_{IH}$	Minimum High Level Input Voltage	4.5 5.5	1.5 1.5	2.0 2.0	2.0 2.0	2.0 2.0	V	$V_{OUT} = 0.1V$ or $V_{CC} - 0.1V$
$V_{IL}$	Maximum Low Level Input Voltage	4.5 5.5	1.5 1.5	0.8 0.8	0.8 0.8	0.8 0.8	V	$V_{OUT} = 0.1V$ or $V_{CC} - 0.1V$
$V_{OH}$	Minimum High Level Output Voltage	4.5 5.5	4.49 5.49	4.4 5.4	4.4 5.4	4.4 5.4	V	$I_{OUT} = -50\text{ }\mu\text{A}$
		4.5 5.5		3.86 4.86	3.70 4.70	3.76 4.76	V	* $V_{IN} = V_{IL}$ or $V_{IH}$ $I_{OH} = -24\text{ mA}$
$V_{OL}$	Maximum Low Level Output Voltage	4.5 5.5	0.001 0.001	0.1 0.1	0.1 0.1	0.1 0.1	V	$I_{OUT} = 50\text{ }\mu\text{A}$
		4.5 5.5		0.36 0.36	0.50 0.50	0.44 0.44	V	* $V_{IN} = V_{IL}$ or $V_{IH}$ $I_{OL} = 24\text{ mA}$
$I_{IN}$	Maximum Input Leakage Current	5.5		$\pm 0.1$	$\pm 1.0$	$\pm 1.0$	$\mu\text{A}$	$V_I = V_{CC}, \text{ GND}$
$I_{OZ}$	Maximum TRI-STATE® Current	5.5		$\pm 0.25$	$\pm 5.0$	$\pm 2.5$	$\mu\text{A}$	$V_I = V_{IL}, V_{IH}$ $V_O = V_{CC}, \text{ GND}$
$I_{CCT}$	Maximum $I_{CC}/\text{Input}$	5.5	0.6		1.6	1.5	$\text{mA}$	$V_I = V_{CC} - 2.1V$

\*All outputs loaded; thresholds on input associated with output under test.

### DC Characteristics for 'ACT Family Devices (Continued)

Symbol	Parameter	V <sub>CC</sub> (V)	74ACT		54ACT	74ACT	Units	Conditions
			T <sub>A</sub> = + 25°C		T <sub>A</sub> = -55°C to + 125°C	T <sub>A</sub> = -40°C to + 85°C		
			Typ	Guaranteed Limits				
I <sub>OLD</sub>	†Minimum Dynamic Output Current	5.5			50	75	mA	V <sub>OLD</sub> = 1.65V Max
I <sub>OHD</sub>		5.5			-50	-75	mA	V <sub>OHD</sub> = 3.85V Min
I <sub>CC</sub>	Maximum Quiescent Supply Current	5.5		4.0	80.0	40.0	µA	V <sub>IN</sub> = V <sub>CC</sub> or GND

†Maximum test duration 2.0 ms, one output loaded at a time.

Note: I<sub>CC</sub> for 54ACT @ 25°C is identical to 74ACT @ 25°C.

### AC Electrical Characteristics

Symbol	Parameter	V <sub>CC</sub> * (V)	74ACT			54ACT	74ACT	Units
			T <sub>A</sub> = + 25°C C <sub>L</sub> = 50 pF			T <sub>A</sub> = -55°C to + 125°C C <sub>L</sub> = 50 pF	T <sub>A</sub> = -40°C to + 85°C C <sub>L</sub> = 50 pF	
			Min	Typ	Max	Min	Max	
t <sub>PLH</sub>	Propagation Delay D <sub>n</sub> to O <sub>n</sub>	5.0	3.0	7.0	11.5	1.0	14.5	ns
t <sub>PHL</sub>	Propagation Delay D <sub>n</sub> to O <sub>n</sub>	5.0	3.0	6.0	10.0	1.0	12.0	ns
t <sub>PLH</sub>	Propagation Delay LE to O <sub>n</sub>	5.0	3.0	6.5	10.5	1.0	12.5	ns
t <sub>PHL</sub>	Propagation Delay LE to O <sub>n</sub>	5.0	2.5	5.5	9.5	1.0	11.5	ns
t <sub>PZH</sub>	Output Enable Time	5.0	2.5	5.5	9.0	1.0	11.5	ns
t <sub>PZL</sub>	Output Enable Time	5.0	2.0	5.5	8.5	1.0	11.0	ns
t <sub>PHZ</sub>	Output Disable Time	5.0	3.5	6.5	10.5	1.0	12.0	ns
t <sub>PLZ</sub>	Output Disable Time	5.0	2.0	4.5	8.0	1.0	9.5	ns

\*Voltage Range 5.0 is 5.0V ± 0.5V

### AC Operating Requirements

Symbol	Parameter	V <sub>CC</sub> * (V)	74ACT		54ACT	74ACT	Units
			T <sub>A</sub> = + 25°C C <sub>L</sub> = 50 pF		T <sub>A</sub> = -55°C to + 125°C C <sub>L</sub> = 50 pF	T <sub>A</sub> = -40°C to + 85°C C <sub>L</sub> = 50 pF	
			Typ	Guaranteed Minimum			
t <sub>s</sub>	Setup Time, HIGH or LOW D <sub>n</sub> to LE	5.0	1.5	4.0	4.5	4.5	ns
t <sub>h</sub>	Hold Time, HIGH or LOW D <sub>n</sub> to LE	5.0	-2.0	0	1.5	0	ns
t <sub>w</sub>	LE Pulse Width, HIGH	5.0	2.0	3.0	5.0	3.0	ns


\*Voltage Range 5.0 is 5.0V ± 0.5V

## Capacitance


Symbol	Parameter	Typ	Units	Conditions
$C_{IN}$	Input Capacitance	4.5	pF	$V_{CC} = \text{OPEN}$
$C_{PP}$	Power Dissipation Capacitance	50.0	pF	$V_{CC} = 5.0V$

## Ordering Information

The device number is used to form part of a simplified purchasing code where the package type and temperature range are defined as follows:




## Physical Dimensions inches (millimeters)



20 Terminal Ceramic Leadless Chip Carrier (L)  
 NS Package Number E20A


E20A (REV D)

## Physical Dimensions inches (millimeters) (Continued)




J20A (REV M)

**20-Lead Ceramic Dual-In-Line Package (D)  
NS Package Number J20A**



**20-Lead Small Outline Integrated Circuit (S)  
NS Package Number M20B**

## Physical Dimensions inches (millimeters) (Continued)




N20B (REV A)

**20-Lead Plastic Dual-In-Line Package (P)  
NS Package Number N20B**

# 54ACT/74ACT563 Octal Latch with TRI-STATE Outputs

## Physical Dimensions inches (millimeters) (Continued)



**20-Lead Ceramic Flatpak (F)  
NS Package Number W20A**

### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



**National Semiconductor Corporation**  
2900 Semiconductor Drive  
P.O. Box 58090  
Santa Clara, CA 95052-8090  
Tel: (1800) 272-9959  
TWX: (910) 339-9240

**National Semiconductor GmbH**  
Livy-Gargan-Str. 10  
D-8225 Fürstenfeldbruck  
Germany  
Tel: (81-41) 35-0  
Telex: 527649  
Fax: (81-41) 35-1

**National Semiconductor Japan Ltd.**  
Sumitomo Chemical  
Engineering Center  
Bldg. 7F  
1-7-1, Nakase, Mihamachi,  
Chiba-City,  
Chiba Prefecture 261  
Tel: (043) 299-2300  
Fax: (043) 299-2500

**National Semiconductor Hong Kong Ltd.**  
13th Floor, Straight Block,  
Ocean Centre, 5 Canton Rd.  
Tsimshatsui, Kowloon  
Hong Kong  
Tel: (852) 2737-1600  
Fax: (852) 2736-9960

**National Semiconductores Do Brasil Ltda.**  
Rue Deputado Lacorda Franco  
120-3A  
Sao Paulo-SP  
Brazil 05418-000  
Tel: (55-11) 212-5066  
Telex: 391-1131931 NSBR BR  
Fax: (55-11) 212-1181

**National Semiconductor (Australia) Pty. Ltd.**  
Building 16  
Business Park Drive  
Monash Business Park  
Nottingham, Melbourne  
Victoria 3168 Australia  
Tel: (3) 558-9999  
Fax: (3) 558-9998

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.