

AC843 • ACT843 • AC844 • ACT844

NATIONAL SEMICONDUCTOR LOGIC D E 1 6501122 0062720 1

54AC/74AC843 • 54ACT/74ACT843 54AC/74AC844 • 54ACT/74ACT844

T-46-07-12

9-Bit Transparent Latch

Description


The 'AC/ACT843 and 'AC/ACT844 bus interface latch is designed to eliminate the extra packages required to buffer existing latches and provide extra data width for wider address/data paths or buses carrying parity.

The 'AC/ACT843 is functionally and pin compatible with AMD's AM29843.

- 'ACT843 and 'ACT844 have TTL-Compatible Inputs

Ordering Code: See Section 6

Logic Symbol ('AC/ACT843)*




*The 'AC/ACT844 has inverting outputs.


Pin Names

D ₀ - D ₈	Data Inputs
O ₀ - O ₈	Data Outputs ('AC/ACT843)
$\bar{O}_0$ - $\bar{O}_8$	Data Outputs ('AC/ACT844)
$\bar{OE}$	Output Enable
LE	Latch Enable
$\bar{CLR}$	Clear
$\bar{PRE}$	Preset

Connection Diagrams



Pin Assignment
for DIP, Flatpak and SOIC



Pin Assignment
for LCC

AC843 • ACT843 • AC844 • ACT844

NATIONAL SEMICONDUCTOR LOGIC D 6501122 0062721 3

Functional Description

The 'AC/ACT843 and 'AC/ACT844 consist of nine D-type latches with 3-state outputs. The flip-flops appear transparent to the data when Latch Enable (LE) is HIGH. This allows asynchronous operation, as the output transition follows the data in transition. On the LE HIGH-to-LOW transition, the data that meets the setup times is latched. Data appears on the bus when the Output Enable ($\overline{OE}$) is LOW. When $\overline{OE}$ is HIGH, the bus output is in the

high impedance state. In addition to the LE and $\overline{OE}$ pins, the 'AC/ACT843 and 'AC/ACT844 have a Clear ($\overline{CLR}$) pin and a Preset ($\overline{PRE}$) pin. These pins are ideal for parity bus interfacing in high performance systems. When $\overline{CLR}$ is LOW, the outputs are LOW if $\overline{OE}$ is LOW. When $\overline{CLR}$ is HIGH, data can be entered into the latch. When $\overline{PRE}$ is LOW, the outputs are HIGH if $\overline{OE}$ is LOW. Preset overrides $\overline{CLR}$.

T-46-07-12

Function Tables

Inputs					Internal	Outputs		Function
$\overline{CLR}$	$\overline{PRE}$	$\overline{OE}$	LE	D	Q	O ('843)	$\overline{O}$ ('844)	
H	H	H	H	L	L	Z	Z	High Z
H	H	H	H	H	H	Z	Z	High Z
H	H	H	L	X	NC	Z	Z	Latched
H	H	L	H	L	L	L	H	Transparent
H	H	L	H	H	H	H	L	Transparent
H	H	L	L	X	NC	NC	NC	Latched
H	L	L	X	X	H	H	L	Preset
L	H	L	X	X	L	L	H	Clear
L	L	L	X	X	H	H	L	Preset
L	H	H	L	X	L	Z	Z	Clear/High Z
H	L	H	L	X	H	Z	Z	Preset/High Z


H = HIGH Voltage Level
 L = LOW Voltage Level
 X = Immaterial
 Z = High Impedance
 NC = No Change

AC843 • ACT843 • AC844 • ACT844

NATIONAL SEMICONDUCTOR LOGIC D 6501122 0062722 5

Logic Diagram ('AC/ACT843)

T-46-07-12



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays. The 'AC/ACT844 has the same logic diagram with inverting outputs.

DC Characteristics (unless otherwise specified)

Symbol	Parameter	54AC/ACT	74AC/ACT	Units	Conditions
I _{CC}	Maximum Quiescent Supply Current	160	80	μA	V _{IN} = V _{CC} or Ground, V _{CC} = 5.5 V, T _A = Worst Case
I _{CC}	Maximum Quiescent Supply Current	8.0	8.0	μA	V _{IN} = V _{CC} or Ground, V _{CC} = 5.5 V, T _A = 25°C
I _{CC(T)}	Maximum Additional I _{CC} /Input ('ACT843/844)	1.6	1.5	mA	V _{IN} = V _{CC} - 2.1 V, V _{CC} = 5.5 V, T _A = Worst Case

AC843 • ACT843 • AC844 • ACT844

NATIONAL SEMICONDUCTOR LOGIC D 6501122 0062723 7

AC Characteristics

T-46-07-12

Symbol	Parameter	Vcc* (V)	74AC			54AC		74AC		Units	Fig. No.
			TA = + 25°C CL = 50 pF			TA = - 55°C to + 125°C CL = 50 pF		TA = - 40°C to + 85°C CL = 50 pF			
			Min	Typ	Max	Min	Max	Min	Max		
tPLH	Propagation Delay Dn to On	3.3 5.0		17.0 12.0					ns	3-5	
tPHL	Propagation Delay Dn to On	3.3 5.0		16.5 11.0					ns	3-5	
tPLH	Propagation Delay LE to On	3.3 5.0		18.5 13.0					ns	3-6	
tPHL	Propagation Delay LE to On	3.3 5.0		17.0 12.0					ns	3-6	
tPLH	Propagation Delay PRE to On	3.3 5.0		17.0 12.0					ns	3-6	
tPHL	Propagation Delay CLR to On	3.3 5.0		17.0 12.0					ns	3-6	
tpZH	Output Enable Time OE to On	3.3 5.0		14.5 10.0					ns	3-7	
tpZL	Output Enable Time OE to On	3.3 5.0		11.5 8.0					ns	3-8	
tpHZ	Output Disable Time OE to On	3.3 5.0		13.0 9.0					ns	3-7	
tPLZ	Output Disable Time OE to On	3.3 5.0		13.0 9.0					ns	3-8	

*Voltage Range 3.3 is 3.3 V ± 0.3 V
Voltage Range 5.0 is 5.0 V ± 0.5 V

Military parameters given herein are for general references only. For current military specifications and subgroup testing information please request Fairchild's Table I data sheet from your Fairchild sales engineer or account representative.

AC843 • ACT843 • AC844 • ACT844

NATIONAL SEMICONDUCTOR LOGIC 02E D 6501122 0062724 9

AC Operating Requirements

T-46-07-12

Symbol	Parameter	Vcc* (V)	74AC	54AC	74AC	Units	Fig. No.
			TA = +25°C CL = 50 pF	TA = -55°C to +125°C CL = 50 pF	TA = -40°C to +85°C CL = 50 pF		
			Typ	Guaranteed Minimum			
ts	Setup Time, HIGH or LOW Dn to LE	3.3 5.0	4.0 2.5			ns	3-9
th	Hold Time, HIGH or LOW Dn to LE	3.3 5.0	0 0			ns	3-9
tw	LE Pulse Width, HIGH	3.3 5.0	4.0 2.5			ns	3-6
tw	PRE Pulse Width, LOW	3.3 5.0	4.0 2.5			ns	3-6
tw	CLR Pulse Width, LOW	3.3 5.0	4.0 2.5			ns	3-6
trec	PRE Recovery Time	3.3 5.0	5.0 4.0			ns	3-9
trec	CLR Recovery Time	3.3 5.0	5.0 4.0			ns	3-9

*Voltage Range 3.3 is 3.3 V ± 0.3 V

Voltage Range 5.0 is 5.0 V ± 0.5 V

Military parameters given herein are for general references only. For current military specifications and subgroup testing information please request Fairchild's Table I data sheet from your Fairchild sales engineer or account representative.

AC843 • ACT843 • AC844 • ACT844

NATIONAL SEMICONDUCTOR LOGIC 02E D 6501122 0062725 0

AC Characteristics

T-46-07-12

1-46-01-12

Symbol	Parameter	Vcc* (V)	74ACT			54ACT		74ACT		Units	Fig. No.
			TA = + 25°C CL = 50 pF			TA = - 55°C to + 125°C CL = 50 pF		TA = - 40°C to + 85°C CL = 50 pF			
			Min	Typ	Max	Min	Max	Min	Max		
tPLH	Propagation Delay Dn to On	5.0	12.0							ns	3-5
tPHL	Propagation Delay Dn to On	5.0	11.0							ns	3-5
tPLH	Propagation Delay LE to On	5.0	13.0							ns	3-6
tPHL	Propagation Delay LE to On	5.0	12.0							ns	3-6
tPLH	Propagation Delay PRE to On	5.0	12.0							ns	3-6
tPHL	Propagation Delay CLR to On	5.0	12.0							ns	3-6
tpZH	Output Enable Time OE to On	5.0	10.0							ns	3-7
tpZL	Output Enable Time OE to On	5.0	8.0							ns	3-8
tpHZ	Output Disable Time OE to On	5.0	9.0							ns	3-7
tpLZ	Output Disable Time OE to On	5.0	9.0							ns	3-8

*Voltage Range 5.0 is 5.0 V ± 0.5 V

Military parameters given herein are for general references only. For current military specifications and subgroup testing information please request Fairchild's Table I data sheet from your Fairchild sales engineer or account representative.

5

AC843 • ACT843 • AC844 • ACT844

NATIONAL SEMICONDUCTOR LOGIC D 6501122 0062726 2

AC Operating Requirements

T-46-07-12

Symbol	Parameter	Vcc* (V)	74ACT		54ACT		74ACT		Units	Fig. No.
			TA = + 25°C CL = 50 pF		TA = - 55°C to + 125°C CL = 50 pF		TA = - 40°C to + 85°C CL = 50 pF			
			Typ	Guaranteed Minimum						
ts	Setup Time, HIGH or LOW Dn to LE	5.0	2.5						ns	3-9
th	Hold Time, HIGH or LOW Dn to LE	5.0	0						ns	3-9
tw	LE Pulse Width, HIGH	5.0	2.5						ns	3-6
tw	PRE Pulse Width, LOW	5.0	2.5						ns	3-6
tw	CLR Pulse Width, LOW	5.0	2.5						ns	3-6
trec	PRE Recovery Time	5.0	5.0						ns	3-9
trec	CLR Recovery Time	5.0	5.0						ns	3-9

*Voltage Range 5.0 is 5.0 V ± 0.5 V

Military parameters given herein are for general references only. For current military specifications and subgroup testing information please request Fairchild's Table I data sheet from your Fairchild sales engineer or account representative.

Capacitance

Symbol	Parameter	54/74AC/ACT	Units	Conditions
		Typ		
CIN	Input Capacitance	4.5	pF	Vcc = 5.5 V
CPD	Power Dissipation Capacitance		pF	Vcc = 5.5 V