

Q16543



T-52-30-16

54ACTQ/74ACTQ16543 16-Bit Registered Transceiver with TRI-STATE® Outputs

General Description

The 'ACTQ16543 contains sixteen non-inverting transceivers containing two sets of D-type registers for temporary storage of data flowing in either direction. Each byte has separate control inputs which can be shorted together for full 16-bit operation. Separate Latch Enable and Output Enable inputs are provided for each register to permit independent input and output control in either direction of data flow.


The ACTQ16543 utilizes NSC Quiet Series technology to guarantee quiet output switching and improved dynamic threshold performance. FACT Quiet Series™ features GTO™ output control and undershoot corrector for superior performance.

Features

- Utilizes NSC FACT Quiet Series technology
- Guaranteed simultaneous switching noise level and dynamic threshold performance
- Guaranteed pin-to-pin output skew
- Independent registers for A and B buses
- Separate controls for data flow in each direction
- Back-to-back registers for storage
- Multiplexed real-time and stored data transfers
- Separate control logic for each byte
- 16-bit version of the 'ACTQ543
- Outputs source/sink 24 mA
- Additional specs for Multiple Output Switching
- Output loading specs for both 50 pF and 250 pF loads


Ordering Code: See Section 8

Logic Symbol



Connection Diagram

Pin Assignment for SSOP and CERPAK



Pin Names	Description
\overline{OEAB}_n	A-to-B Output Enable Input (Active LOW)
\overline{OEBA}_n	B-to-A Output Enable Input (Active LOW)
\overline{CEAB}_n	A-to-B Enable Input (Active LOW)
\overline{CEBA}_n	B-to-A Enable Input (Active LOW)
\overline{LEAB}_n	A-to-B Latch Enable Input (Active LOW)
\overline{LEBA}_n	B-to-A Latch Enable Input (Active LOW)
A_0-A_{15}	A-to-B Data Inputs or B-to-A TRI-STATE Outputs
B_0-B_{15}	B-to-A Data Inputs or A-to-B TRI-STATE Outputs

TL/F/10967-2

Functional Description


The 'ACTQ16543 contains sixteen non-inverting transceivers with TRI-STATE outputs. The device is byte controlled with each byte functioning identically, but independent of the other. The control pins may be shorted together to obtain full 16-bit operation. The following description applies to each byte. For data flow from A to B, for example, the A-to-B Enable (\overline{CEAB}_n) input must be LOW in order to enter data from A_0 - A_{15} or take data from B_0 - B_{15} , as indicated in the Data I/O Control Table. With \overline{CEAB}_n LOW, a LOW signal on the A-to-B Latch Enable (\overline{LEAB}_n) input makes the A-to-B latches transparent; a subsequent LOW-to-HIGH transition of the \overline{LEAB}_n signal puts the A latches in the storage mode and their outputs no longer change with the A inputs. With \overline{CEAB}_n and \overline{OEAB}_n both LOW, the TRI-STATE B output buffers are active and reflect the data present at the output of the A latches. Control of data flow from B to A is similar, but using the \overline{CEBA}_n , \overline{LEBA}_n and \overline{OEBA}_n inputs.

Data I/O Control Table

Inputs			Latch Status (Byte n)	Output Buffers (Byte n)
\overline{CEAB}_n	\overline{LEAB}_n	\overline{OEAB}_n		
H	X	X	Latched	High Z
X	H	X	Latched	—
L	L	X	Transparent	—
X	X	H	—	High Z
L	X	L	—	Driving

H = HIGH Voltage Level
 L = LOW Voltage Level
 X = Immaterial
 A-to-B data flow shown; B-to-A flow control is the same, except using \overline{CEBA}_n , \overline{LEBA}_n and \overline{OEBA}_n

Logic Diagrams




TL/F/10967-9

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Q16543

Logic Diagrams (Continued)



TL/F/10967-4

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V_{CC})	-0.5V to +7.0V
DC Input Diode Current (I_{IK})	
$V_I = -0.5V$	-20 mA
$V_I = V_{CC} + 0.5V$	+20 mA
DC Output Diode Current (I_{OK})	
$V_O = -0.5V$	-20 mA
$V_O = V_{CC} + 0.5V$	+20 mA
DC Output Voltage (V_O)	-0.5V to $V_{CC} + 0.5V$
DC Output Source/Sink Current (I_O)	±50 mA
DC V_{CC} or Ground Current per Output Pin	±50 mA
Junction Temperature	
CDIP	+175°C
PDIP/SOIC	+140°C
Storage Temperature	-65°C to +150°C

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. National does not recommend operation of FACT™ circuits outside databook specifications.

Note 2: For qualification information please refer to the NSC SSOP Qualification Handbook.

Recommended Operating Conditions

Supply Voltage (V_{CC})	4.5V to 5.5V
'ACTQ	
Input Voltage (V_I)	0V to V_{CC}
Output Voltage (V_O)	0V to V_{CC}
Operating Temperature (T_A)	
74ACTQ	-40°C to +85°C
54ACTQ	-55°C to +125°C
Minimum Input Edge Rate (dV/dt)	
'ACTQ Devices	125 mV/ns
V_{IN} from 0.8V to 2.0V	
V_{CC} @ 4.5V, 5.5V	

DC Electrical Characteristics for 'ACTQ Family Devices

Symbol	Parameter	V_{CC} (V)	74ACTQ		54ACTQ		74ACTQ		Units	Conditions
			$T_A = +25^\circ C$		$T_A = -55^\circ C$ to $+125^\circ C$		$T_A = -40^\circ C$ to $+85^\circ C$			
			Typ	Guaranteed Limits						
V_{IH}	Minimum High Input Voltage	4.5	1.5	2.0	2.0	2.0	V	$V_{OUT} = 0.1V$ or $V_{CC} - 0.1V$		
		5.5	1.5	2.0	2.0	2.0				
V_{IL}	Maximum Low Input Voltage	4.5	1.5	0.8	0.8	0.8	V	$V_{OUT} = 0.1V$ or $V_{CC} - 0.1V$		
		5.5	1.5	0.8	0.8	0.8				
V_{OH}	Minimum High Output Voltage	4.5	4.49	4.4	4.4	4.4	V	$I_{OUT} = -50 \mu A$		
		5.5	5.49	5.4	5.4	5.4				
		4.5		3.86	3.70	3.76			V	$V_{IN}^* = V_{IL}$ or V_{IH} -24 mA
		5.5		4.86	4.70	4.76				
V_{OL}	Maximum Low Output Voltage	4.5	0.001	0.1	0.1	0.1	V	$I_{OUT} = 50 \mu A$		
		5.5	0.001	0.1	0.1	0.1				
		4.5		0.36	0.50	0.44			V	$V_{IN}^* = V_{IL}$ or V_{IH} 24 mA
		5.5		0.36	0.50	0.44				
I_{OZT}	Maximum I/O Leakage Current	5.5		±0.5	±10.0	±5.0	μA	$V_I = V_{IL}, V_{IH}$ $V_O = V_{CC}, GND$		
I_{IN}	Maximum Input Leakage Current	5.5		±0.1	±1.0	±1.0	μA	$V_I = V_{CC}, GND$		
I_{CCT}	Maximum $I_{CC}/Input$	5.5	0.6		1.6	1.5	mA	$V_I = V_{CC} - 2.1V$		

*All outputs loaded; thresholds associated with output under test.

Q16543

DC Electrical Characteristics for 'ACTQ Family Devices (Continued)

Symbol	Parameter	V _{CC} (V)	74ACTQ		54ACTQ		74ACTQ		Units	Conditions
			T _A = +25°C		T _A = -55°C to +125°C		T _A = -40°C to +85°C			
			Typ	Guaranteed Limits						
I _{CC}	Max Quiescent Supply Current	5.5		8.0	160.0	80.0			μA	V _{IN} = V _{CC} or GND (Note 5)
I _{OLD}	†Minimum Dynamic Output Current	5.5			50	75			mA	V _{OLD} = 1.65V Max
I _{OHD}					50	-75			mA	V _{OHD} = 3.85V Min
V _{OLP}	Quiet Output Maximum Dynamic V _{OL}	5.0	0.5	0.8					V	Figures 2-12, 13 (Notes 2, 3)
V _{OLV}	Quiet Output Minimum Dynamic V _{OL}	5.0	-0.5	-0.8					V	Figures 2-12, 13 (Notes 2, 3)
V _{OHP}	Maximum Overshoot	5.0	V _{OH} + 1.0	V _{OH} + 1.5					V	Figures 2-12, 13 (Notes 1, 3)
V _{OHV}	Minimum V _{CC} Droop	5.0	V _{OH} - 1.0	V _{OH} - 1.8					V	Figures 2-12, 13 (Notes 1, 3)
V _{IHD}	Minimum High Dynamic Input Voltage Level	5.0	1.7	2.0					V	(Notes 1, 4)
V _{ILD}	Maximum Low Dynamic Input Voltage Level	5.0	1.2	0.8					V	(Notes 1, 4)

†Maximum test duration 2.0 ms; one output loaded at a time.

Note 1: Worst case package.

Note 2: Maximum number of outputs that can switch simultaneously is n. (n - 1) outputs are switched LOW and one output held LOW.

Note 3: Maximum number of outputs that can switch simultaneously is n. (n - 1) outputs are switched HIGH and one output held HIGH.

Note 4: Maximum number of data inputs (n) switching. (n - 1) inputs switching 0V to 3V ('ACTQ). Input under test switching 3V to threshold (V_{ILD}).

Note 5: I_{CC} for 54ACTQ @ 25°C is identical to 74ACTQ @ 25°C.

AC Electrical Characteristics: See Section 2 for Waveforms

Symbol	Parameter	V _{CC} * (V)	74ACTQ			54ACTQ		74ACTQ		Units	Fig. No.
			T _A = +25°C C _L = 50 pF			T _A = -55°C to +125°C C _L = 50 pF		T _A = -40°C to +85°C C _L = 50 pF			
			Min	Typ	Max	Min	Max	Min	Max		
t _{PLH} t _{PHL}	Propagation Delay Transparent Mode A _n to B _n or B _n to A _n	5.0	3.8 3.5	5.9 5.5	8.3 7.9			3.0 2.6	9.0 8.5	ns	2-3, 4
t _{PLH} t _{PHL}	Propagation Delay CEA _n , CEAB _n to A _n , B _n	5.0	4.7 3.9	6.9 6.3	9.8 9.0			3.4 3.1	10.8 9.8	ns	2-3, 4
t _{PZH} t _{PZL}	Output Enable Time OEBA _n or OEAB _n to A _n or B _n CEBA _n or CEAB _n to A _n or B _n	5.0	4.2 4.9	6.3 7.3	9.2 10.3			3.0 3.6	9.9 10.3	ns	2-5, 6
t _{PHZ} t _{PLZ}	Output Disable Time OEBA _n or OEAB _n to A _n or B _n CEBA _n or CEAB _n to A _n or B _n	5.0	2.8 2.6	5.2 5.0	8.0 7.6			2.1 2.0	8.3 8.1	ns	2-5, 6

*Voltage Range 5.0 is 5.0V ± 0.5V.

AC Operating Requirements: See Section 2 for Waveforms

Symbol	Parameter	V _{CC} * (V)	74ACTQ		54ACTQ	74ACTQ		Units	Fig. No.
			T _A = +25°C C _L = 50 pF		T _A = -55°C to +125°C C _L = 50 pF	T _A = -40°C to +85°C C _L = 50 pF			
			Typ		Guaranteed Minimum				
t _S	Setup Time, HIGH or LOW A _n or B _n to $\overline{\text{LEA}}_{n1}$ or $\overline{\text{LEA}}_{n2}$	5.0		3.0			3.0	ns	2-7
t _H	Hold Time, HIGH or LOW A _n or B _n to $\overline{\text{LEA}}_{n1}$ or $\overline{\text{LEA}}_{n2}$	5.0		1.5			1.5	ns	2-7
t _w	Latch Enable, B to A Pulse Width, LOW	5.0		4.0			4.0	ns	2-4

*Voltage Range 5.0 is 5.0V ± 0.5V

Extended AC Electrical Characteristics: See Section 2 for Waveforms

Symbol	Parameter	74ACTQ			54ACTQ		74ACTQ		54ACTQ		Units	Fig. No.
		T _A = -40 to +85°C V _{CC} = Com C _L = 50 pF 16 Outputs Switching (Note 1)			T _A = MII V _{CC} = MII C _L = 50 pF 16 Outputs Switching (Note 1)		T _A = -40 to +85°C V _{CC} = Com C _L = 250 pF (Note 2)		T _A = MII V _{CC} = MII C _L = 250 pF (Note 2)			
		Min	Typ	Max	Min	Max	Min	Max	Min	Max		
t _{PLH}	Propagation Delay	4.5		11.1				5.8	14.3		ns	2-3, 4
t _{PHL}	Transparent Mode A _n to B _n or B _n to A _n	3.7		9.6				5.1	13.4			
t _{PLH}	Propagation Delay	4.3		11.3				6.2	16.3		ns	2-3, 4
t _{PHL}	$\overline{\text{LEA}}_{n1}$, $\overline{\text{LEA}}_{n2}$ to A _n , B _n	3.7		9.7				5.8	14.9			
t _{PZH}	Output Enable Time	4.0		10.7							ns	2-5, 6
t _{PZL}	$\overline{\text{OE}}_{A1n}$ or $\overline{\text{OE}}_{A2n}$ to A _n or B _n $\overline{\text{CE}}_{A1n}$ or $\overline{\text{CE}}_{A2n}$ to A _n or B _n	4.3		11.3				(Note 3)	(Note 3)			
t _{PHZ}	Output Disable Time	3.0		8.0							ns	2-5, 6
t _{PLZ}	$\overline{\text{OE}}_{A1n}$ or $\overline{\text{OE}}_{A2n}$ to A _n or B _n $\overline{\text{CE}}_{A1n}$ or $\overline{\text{CE}}_{A2n}$ to A _n or B _n	2.8		7.6				(Note 4)	(Note 4)			
t _{OSSL} (Note 5)	Pin to Pin Skew HL Data to Output			1.1							ns	
t _{OSLH} (Note 5)	Pin to Pin Skew LH Data to Output			1.4							ns	
t _{OSSL} (Note 5)	Pin to Pin Skew Latch to Output			2.6							ns	
t _{OSLH} (Note 5)	Pin to Pin Skew Latch to Output			1.0							ns	
t _{OSt} (Note 5)	Pin to Pin Skew Data to Output			1.0							ns	
t _{OSt} (Note 5)	Pin to Pin Skew Latch to Output			2.2							ns	

Note 1: This specification is guaranteed but not tested. The limits apply to propagation delays for all paths described switching in phase (i.e., all low-to-high, high-to-low, etc.).

Note 2: This specification is guaranteed but not tested. The limits represent propagation delays with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load. This specification pertains to single output switching only.

Note 3: TRI-STATE delays are load dominated and have been excluded from the datasheet.

Note 4: The Output Disable Time is dominated by the RC network (500Ω, 250 pF) on the output and has been excluded from the datasheet.

Note 5: Skew is defined as the absolute value of the difference between the actual propagation delays for any two separate outputs of the same device. The specification applies to any outputs switching HIGH to LOW (t_{OSSL}), LOW to HIGH (t_{OSLH}), or any combination switching LOW to HIGH and/or HIGH to LOW (t_{OSt}).

Q16543

Capacitance

Symbol	Parameter	Typ	Units	Conditions
C _{IN}	Input Capacitance	4.5	pF	V _{CC} = 5.0V
C _{PD}	Power Dissipation Capacitance	95.0	pF	V _{CC} = 5.0V