

Q18823

T-46-07-12



74ACTQ18823

18-Bit D Flip-Flop with TRI-STATE® Outputs

General Description

The 'ACTQ18823 contains eighteen non-inverting D flip-flops with TRI-STATE outputs and is intended for bus oriented applications. The device is byte controlled. A buffered clock (CP), Clear (CLR), Clock Enable (EN) and Output Enable (OE) are common to each byte and can be shorted together for full 18-bit operation.


The 'ACTQ18823 utilizes NSC Quiet Series technology to guarantee quiet output switching and improved dynamic threshold performance. FACT Quiet Series™ features GTOTM output control and undershoot corrector for superior performance.

Features

- Utilizes NSC FACT Quiet Series technology
- Broadside pinout allows for easy board layout
- Guaranteed simultaneous switching noise level and dynamic threshold performance
- Guaranteed pin-to-pin output skew
- Separate control logic for each byte
- Extra data width for wider address/data paths or buses carrying parity
- Outputs source/sink 24 mA
- Additional specs for Multiple Output Switching
- Output loading specs for both 50 pF and 250 pF loads

Ordering Code: See Section 8

Logic Symbol



Connection Diagram

Pin Assignment
for SSOP

.CLR ₁	1	56	CP ₁
OE ₁	2	55	EN ₁
CLR ₁	3	54	I ₀
EN ₁	4	53	GND
CP ₁	5	52	I ₁
Q ₀	6	51	I ₂
Q ₁	7	50	V _{CC}
Q ₂	8	49	I ₃
Q ₃	9	48	I ₄
Q ₄	10	47	I ₅
GND	11	46	GND
Q ₅	12	45	I ₆
Q ₆	13	44	I ₇
Q ₇	14	43	I ₈
Q ₈	15	42	I ₉
Q ₉	16	41	I ₁₀
Q ₁₀	17	40	I ₁₁
GND	18	39	GND
Q ₁₁	19	38	I ₁₂
Q ₁₂	20	37	I ₁₃
Q ₁₃	21	36	I ₁₄
V _{CC}	22	35	V _{CC}
Q ₁₄	23	34	I ₁₅
Q ₁₅	24	33	I ₁₆
GND	25	32	GND
Q ₁₆	26	31	I ₁₇
OE ₂	27	30	EN ₂
CLR ₂	28	29	CP ₂

TL/F/10953-2

Q18823

Functional Description

The ACTQ18823 consists of eighteen D-type edge-triggered flip-flops. These have TRI-STATE outputs for bus systems organized with inputs and outputs on opposite sides. The device is byte controlled with each byte functioning identically, but independent of the other. The control pins can be shorted together to obtain full 16-bit operation. The following description applies to each byte. The buffered clock (CP_n) and buffered Output Enable (OE_n) are common to all flip-flops within that byte. The flip-flops will store the state of their individual D inputs that meet set-up and hold time requirements on the LOW-to-HIGH CP_n transition. With OE_n LOW, the contents of the flip-flops are available at the outputs. When OE_n is HIGH, the outputs go to the impedance state. Operation of the OE_n input does not affect the state of the flip-flops. In addition to the Clock and Output Enable pins, there are Clear (CLR_n) and Clock Enable (EN_n) pins. These devices are ideal for parity bus interfacing in high performance systems.

When CLR_n is LOW and OE_n is LOW, the outputs are LOW. When CLR_n is HIGH, data can be entered into the flip-flops. When EN_n is LOW, data on the inputs is transferred to the outputs on the LOW-to-HIGH clock transition. When the EN_n is HIGH, the outputs do not change state, regardless of the data or clock transitions.

Function Table (Note 1)

Pin Description

Pin Names	Description
\bar{OE}_n	Output Enable Input (Active Low)
\bar{CLR}_n	Clear (Active Low)
\bar{EN}_n	Clock Enable (Active Low)
CP_n	Clock Pulse Input
I_0-I_{17}	Inputs
O_0-O_{17}	Outputs

Inputs					Internal	Output	Function
OE	CLR	EN	CP	I_n	Q	O_n	
H	X	L	/	L	L	Z	High Z
H	X	L	/	H	H	Z	High Z
H	L	X	X	X	L	Z	Clear
L	L	X	X	X	L	L	Clear
H	H	H	X	X	NC	Z	Hold
L	H	H	X	X	NC	NC	Hold
H	H	L	/	L	L	Z	Load
H	H	L	/	H	H	Z	Load
L	H	L	/	L	L	L	Load
L	H	L	/	H	H	H	Load

H = High Voltage Level

L = Low Voltage Level

X = Immaterial


Z = High Impedance

/ = LOW-to-HIGH Transition


NC = No Change

Note 1: The table represents the logic for one byte. The two bytes are independent of each other and function identically.

Q19823

Logic Diagram**Byte 1 (0:8)**

TL/F/10953-3

Byte 2 (9:17)

TL/F/10953-4

01883

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V_{CC})	-0.5V to +7.0V
DC Input Diode Current (I_{IK}) $V_I = -0.5V$ $V_I = V_{CC} + 0.5V$	-20 mA +20 mA
DC Output Diode Current (I_{OK}) $V_O = -0.5V$ $V_O = V_{CC} + 0.5V$	-20 mA +20 mA
DC Output Voltage (V_O)	-0.5V to $V_{CC} + 0.5V$
DC Output Source/Sink Current (I_O)	± 50 mA
DC V_{CC} or Ground Current Per Output Pin	± 50 mA
Junction Temperature PDIP/SOIC	+140°C
Storage Temperature	-65°C to +150°C
ESD Last Passing Voltage (Min)	4000V

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. National does not recommend operation of FACT™ circuits outside databook specifications.

Note 2: For qualification information please refer to the NSC SSOP Qualification Handbook.

Recommended Operating Conditions

Supply Voltage (V_{CC}) 'ACTQ	4.5V to 5.5V
Input Voltage (V_I)	0V to V_{CC}
Output Voltage (V_O)	0V to V_{CC}
Operating Temperature (T_A) 74ACTQ	-40°C to +85°C
Minimum Input Edge Rate d V/dt 'ACTQ Devices	125 mV/ns
V_{IN} from 0.8V to 2.0V $V_{CC} @ 4.5V, 5.5V$	

DC Electrical Characteristics for ACTQ Family Devices

Symbol	Parameter	V_{CC} (V)	74ACTQ		Units	Conditions		
			$T_A = +25^\circ C$					
			Typ	Guaranteed Limits				
V_{IH}	Minimum High Input Voltage	4.5 5.5	1.5 1.5	2.0 2.0	2.0 2.0	V $V_{OUT} = 0.1V$ or $V_{CC} - 0.1V$		
V_{IL}	Maximum Low Input Voltage	4.5 5.5	1.5 1.5	0.8 0.8	0.8 0.8	V $V_{OUT} = 0.1V$ or $V_{CC} - 0.1V$		
V_{OH}	Minimum High Output Voltage	4.5 5.5	4.49 5.49	4.4 5.4	4.4 5.4	V $I_{OUT} = -50 \mu A$		
		4.5 5.5		3.86 4.86	3.76 4.76	V $*V_{IN} = V_{IL} \text{ or } V_{IH}$ $I_{OH} = -24 mA$		
V_{OL}	Maximum Low Output Voltage	4.5 5.5	0.001 0.001	0.1 0.1	0.1 0.1	V $I_{OUT} = 50 \mu A$		
		4.5 5.5		0.36 0.36	0.44 0.44	V $*V_{IN} = V_{IL} \text{ or } V_{IH}$ $I_{OL} = 24 mA$		
I_{OLZ}	Maximum TRI-STATE Leakage Current	5.5		± 0.5	± 5.0	μA $V_I = V_{IL}, V_{IH}$ $V_O = V_{CC}, GND$		
I_{IN}	Maximum Input Leakage Current	5.5		± 0.1	± 1.0	μA $V_I = V_{CC}, GND$		
I_{CCT}	Maximum I_{CC}/Input	5.5	0.6		1.5	mA $V_I = V_{CC} - 2.1V$		
I_{CC}	Maximum Quiescent Supply Current	5.5		8.0	80.0	μA $V_{IN} = V_{CC}$ or GND		
I_{OLD}	†Minimum Dynamic Output Current	5.5			75	mA $V_{OLD} = 1.65V \text{ Max}$		
					-75	mA $V_{OHD} = 3.85V \text{ Min}$		

*All outputs loaded; thresholds associated with output under test.

†Maximum test duration 2.0 ms, one output loaded at a time.

Q19823

DC Electrical Characteristics for ACTQ Family Devices (Continued)

Symbol	Parameter	V _{CC} (V)	74ACTQ		74ACTQ	Units	Conditions
			T _A = +25°C		T _A = -40°C to +85°C		
			Typ	Guaranteed Limits			
V _{O LP}	Quiet Output Maximum Dynamic V _{OL}	5.0	0.5	0.8		V	Figures 2-12, 13 (Notes 2, 3)
V _{O LV}	Quiet Output Minimum Dynamic V _{OL}	5.0	-0.5	-0.8		V	Figures 2-12, 13 (Notes 2, 3)
V _{O HP}	Maximum Overshoot	5.0	V _{OH} + 1.0	V _{OH} + 1.5		V	Figures 2-12, 13 (Notes 1, 3)
V _{O HV}	Minimum V _{CC} Droop	5.0	V _{OH} - 1.0	V _{OH} - 1.8		V	Figures 2-12, 13 (Notes 1, 3)
V _{I HD}	Minimum High Dynamic Input Voltage Level	5.0	1.7	2.0		V	(Notes 1, 4)
V _{I LD}	Maximum Low Dynamic Input Voltage Level	5.0	1.2	0.8		V	(Notes 1, 4)

Note 1: Worst case package.

Note 2: Maximum number of outputs that can switch simultaneously is n. (n - 1) outputs are switched LOW and one output held LOW.

Note 3: Maximum number of outputs that can switch simultaneously is n. (n - 1) outputs are switched HIGH and one output held HIGH.

Note 4: Maximum number of data inputs (n) switching. (n - 1) input switching 0V to 3V (*ACTQ). Input under test switching 3V to threshold (V_{ILD}).**AC Electrical Characteristics:** See Section 2 for Waveforms

Symbol	Parameter	V _{CC} * (V)	74ACTQ			74ACTQ	Units	Fig. No.
			T _A = +25°C C _L = 50 pF			T _A = -40°C to +85°C C _L = 50 pF		
			Min	Typ	Max	Min	Max	
f _{MAX}	Maximum Clock Frequency	5.0	100		90		MHz	2-1
t _{PHL} t _{PLH}	Propagation Delay CP _n to O _n	5.0	2.0 2.0	9.0 9.0	2.0 2.0	9.5 9.5	ns	2-3, 4
t _{PHL}	Propagation Delay CLR to O	5.0	2.0	9.0	2.0	9.5	ns	2-3, 4
t _{PZL} t _{PZH}	Output Enable Time	5.0	2.0 2.0	9.0 9.0	2.0 2.0	10.0 10.0	ns	2-5, 6
t _{PZL} t _{PHZ}	Output Disable Time	5.0	1.5 1.5	7.0 8.0	1.5 1.5	7.5 8.5	ns	2-5, 6

*Voltage Range 5.0 is 5.0V ± 0.5V.

AC Operating Requirements: See Section 2 for Waveforms

Symbol	Parameter	V _{CC} * (V)	74ACTQ		74ACTQ	Units	Fig. No.
			T _A = +25°C C _L = 50 pF		T _A = -40°C to +85°C C _L = 50 pF		
			Typ	Guaranteed Minimum			
t _s	Setup Time, HIGH or LOW, Input to Clock	5.0	3.0		3.0	ns	2-7
t _h	Hold Time, HIGH or LOW, Input to Clock	5.0	1.5		1.5	ns	2-7
t _s	Setup Time, HIGH or LOW, Enable to Clock	5.0	3.0		3.0	ns	2-7

AC Operating Requirements: See Section 2 for Waveforms (Continued)

Symbol	Parameter	V _{CC} * (V)	74ACTQ		Units	Fig. No.		
			T _A = +25°C C _L = 50 pF					
			Typ	Guaranteed Minimum				
t _h	Hold Time, HIGH or LOW, Enable to Clock	5.0		1.5	1.5	ns 2-7		
t _w	CP Pulse Width, HIGH or LOW	5.0		4.0	4.0	ns 2-4		
t _w	CLR Pulse Width, HIGH or LOW	5.0		4.0	4.0	ns 2-4		
t _{rec}	Recovery Time, CLR to CP	5.0		6.0	6.0	ns 2-4, 7		

*Voltage Range 5.0 is 5.0V ± 0.5V.

Extended AC Electrical Characteristics: See Section 2 for Waveforms

Symbol	Parameter	74ACTQ			74ACTQ		Units	Fig. No.		
		T _A = -40°C to +85°C V _{CC} = Com C _L = 50 pF 16 Outputs Switching (Note 2)			T _A = -40°C to +85°C C _L = 250 pF (Note 3)					
		Min	Typ	Max	Min	Max				
t _{PLH}	Propagation Delay CP _n to O _n	5.2	6.5	7.6	7.0	9.8	ns	2-3, 4		
t _{PHL}		5.3	6.5	7.8	6.8	10.0				
t _{PHL}	Propagation Delay CLR to O _n	4.8	5.3	6.2	5.2	7.5	ns	2-3, 4		
t _{PZH}	Output Enable Time	4.2	4.8	6.5	(Note 4)		ns	2-5, 6		
t _{PZL}		4.4	5.3	6.0						
t _{PHZ}	Output Disable Time	3.5	4.2	4.8	(Note 5)		ns	2-5, 6		
t _{PZL}		4.6	5.2	6.0						
t _{OSHL} (Note 1)	Pin to Pin Skew CP _n to O _n						ns			
t _{OSLH} (Note 1)	Pin to Pin Skew CP _n to O _n						ns			
t _{OSSH} (Note 1)	Pin to Pin Skew CLR to Output						ns			
t _{OSS} (Note 1)	Pin to Pin Skew CP to Output						ns			

Note 1: Skew is defined as the absolute value of the difference between the actual propagation delays for any two separate outputs of the same device. The specification applies to any outputs switching HIGH to LOW (t_{OSHL}), LOW to HIGH (t_{OSLH}), or any combination switching LOW to HIGH and/or HIGH to LOW (t_{OSSH}).

Note 2: This specification is guaranteed but not tested. The limits apply to propagation delays for all paths described switching in phase (i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.).

Note 3: This specification is guaranteed but not tested. The limits represent propagation delays with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load. This specification pertains to single output switching only.

Note 4: TRI-STATE delays are load dominated and have been excluded from the datasheet.

Note 5: The Output Disable Time is dominated by the RC network (500Ω, 250 pF) on the output and has been excluded from the datasheet.

Capacitance

Symbol	Parameter	Typ	Units	Conditions
C _{IN}	Input Pin Capacitance	4.5	pF	V _{CC} = 5.0V
C _{PD}	Power Dissipation Capacitance	95	pF	V _{CC} = 5.0V