Octal bus transceiver; 3-state

74AHC245; 74AHCT245

FEATURES

- ESD protection:
 HBM EIA/JESD22-A114-A
 exceeds 2000 V
 MM EIA/JESD22-A115-A
 exceeds 200 V
 CDM EIA/JESD22-C101
 exceeds 1000 V
- · Balanced propagation delays
- All inputs have a Schmitt-trigger action
- Inputs accepts voltages higher than V_{CC}
- For AHC only: operates with CMOS input levels
- For AHCT only: operates with TTL input levels
- Specified from
 -40 to +85 and +125 °C.

DESCRIPTION

The 74AHC/AHCT245 is a high-speed Si-gate CMOS device.

The 74AHC/AHCT245 is an octal transceiver featuring non-inverting 3-state bus compatible outputs in both send and receive directions.

The 74AHC245/74AHCT245 features an Output Enable (\overline{OE}) input for easy cascading and a send/receive (DIR) input for direction control.

OE controls the outputs so that the buses are effectively isolated.

FUNCTION TABLE

See Note 1.

INP	UTS	INPUTS/0	DUTPUTS
ŌĒ	DIR	An	B _n
L	L	A = B	inputs
L	Н	inputs	B = A
Н	Х	Z	Z

Note

H = HIGH voltage level;

L = LOW voltage level;

X = don't care;

Z = high-impedance OFF-state.

QUICK REFERENCE DATA

GND = 0 V; $T_{amb} = 25 \, ^{\circ}C$; $t_r = t_f \le 3.0 \, \text{ns}$.

CAMBOI	SYMBOL PARAMETER CONDITIONS		TYP	UNIT	
STIVIBOL	PARAMETER	CONDITIONS	AHC	AHCT	UNIT
t _{PHL} /t _{PLH}	propagation delay	$C_L = 15 pF;$	3.5	5.0	ns
	A_n to B_n , B_n to A_n	$V_{CC} = 5 V$			
Cı	input capacitance	$V_I = V_{CC}$ or GND	3.5	3.5	рF
C _O	output capacitance		4.0	4.0	pF
C _{PD}	power dissipation capacitance	C _L = 50 pF; f = 1 MHz; notes 1 and 2	12	15	pF

Notes

1. C_{PD} is used to determine the dynamic power dissipation (P_D in μ W).

 $P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o)$ where:

 f_i = input frequency in MHz;

f_o = output frequency in MHz;

 $\sum (C_L \times V_{CC}^2 \times f_o) = \text{sum of outputs};$

C_L = output load capacitance in pF;

V_{CC} = supply voltage in Volts.

2. The condition is $V_I = GND$ to V_{CC} .

Octal bus transceiver; 3-state


74AHC245; 74AHCT245

ORDERING INFORMATION

OUTSIDE NORTH	NORTH AMERICA	PACKAGES							
AMERICA	NORTH AWERICA	PINS	PACKAGE	MATERIAL	CODE				
74AHC245D	74AHC245D	20	SO	plastic	SOT163-1				
74AHC245PW	74AHC245PW DH	20	TSSOP	plastic	SOT360-1				
74AHCT245D	74AHCT245D	20	SO	plastic	SOT163-1				
74AHCT245PW	7AHCT245PW DH	20	TSSOP	plastic	SOT360-1				


PINNING


PIN	SYMBOL	DESCRIPTION
1	DIR	direction control
2 to 9	A_0 to A_7	data inputs/outputs
10	GND	ground (0 V)
11 to 18	B ₇ to B ₀	data inputs/outputs
19	ŌE	output enable input (active LOW)
20	V _{CC}	DC supply voltage



Octal bus transceiver; 3-state

74AHC245; 74AHCT245





Octal bus transceiver; 3-state

74AHC245; 74AHCT245

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	CONDITIONS		74AHC	;	7	UNIT		
STIMBOL	FANAWIETEN	CONDITIONS	MIN.	TYP.	мах.	MIN.	TYP.	МАХ.	UNIT
V _{CC}	DC supply voltage		2.0	5.0	5.5	4.5	5.0	5.5	V
V _I	input voltage		0	_	5.5	0	_	5.5	V
Vo	output voltage		0	_	V _{CC}	0	_	V_{CC}	V
T _{amb}	operating ambient temperature	see DC and AC	-40	+25	+85	-40	+25	+85	°C
	range	characteristics per device	-40	+25	+125	-40	+25	+125	°C
$t_r, t_f (\Delta t/\Delta f)$	input rise and fall rates	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	_	_	100	_	_	_	ns/V
		$V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$	_	_	20	_	_	20	

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134); voltages are referenced to GND (ground = 0 V).

SYMBOL	PARAMETER	CONDITIONS	MIN.	мах.	UNIT
V_{CC}	DC supply voltage		-0.5	+7.0	٧
V _I	input voltage range		-0.5	+7.0	٧
I _{IK}	DC input diode current	V _I < −0.5 V; note 1	_	-20	mA
I _{OK}	DC output diode current	$V_{\rm O} < -0.5 \text{ V or } V_{\rm O} > V_{\rm CC} + 0.5 \text{ V}; \text{ note 1}$	_	±20	mA
lo	DC output source or sink current	$-0.5 \text{ V} < \text{V}_{\text{O}} < \text{V}_{\text{CC}} + 0.5 \text{ V}$	_	±25	mA
Icc	DC V _{CC} or GND current		_	±75	mA
T _{stg}	storage temperature range		-65	+150	°C
P_D	power dissipation per package	for temperature range: -40 to +125 °C; note 2	_	500	mW

Notes

- 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
- 2. For SO packages: above 70 °C the value of P_D derates linearly with 8 mW/K. For TSSOP packages: above 60 °C the value of P_D derates linearly with 5.5 mW/K.

Octal bus transceiver; 3-state

74AHC245; 74AHCT245

DC CHARACTERISTICS

74AHC family

Over recommended operating conditions; voltages are referenced to GND (ground = $0\ V$).

		TEST CONDIT	IONS			Т	amb (°	C)			
SYMBOL	PARAMETER	OTHER	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \		25		- 40 1	to +85	-40 t	o +125	UNIT
		OTHER	V _{CC} (V)	MIN.	TYP.	мах.	MIN.	мах.	MIN.	MAX.	1
V _{IH}	HIGH-level input		2.0	1.5	_	_	1.5	_	1.5	_	٧
	voltage		3.0	2.1	_	_	2.1	_	2.1	_	
			5.5	3.85	_	_	3.85	_	3.85	_	
V_{IL}	LOW-level input		2.0	_	_	0.5	-	0.5	_	0.5	٧
	voltage		3.0	_	_	0.9	_	0.9	_	0.9	
			5.5	_	_	1.65	_	1.65	_	1.65	
V_{OH}	HIGH-level output	$V_I = V_{IH} \text{ or } V_{IL};$	2.0	1.9	2.0	_	1.9	_	1.9	_	٧
	voltage; all	$I_{O} = -50 \mu A$	3.0	2.9	3.0	_	2.9	_	2.9	_	
	outputs		4.5	4.4	4.5	_	4.4	_	4.4	_	
	HIGH-level output voltage	$V_I = V_{IH}$ or V_{IL} ; $I_O = -4.0$ mA	3.0	2.58	_	_	2.48	_	2.40	_	V
		$V_I = V_{IH}$ or V_{IL} ; $I_O = -8.0$ mA	4.5	3.94	_	_	3.8	_	3.70	_	
V _{OL}	LOW-level output	$V_I = V_{IH} \text{ or } V_{IL};$	2.0	_	0	0.1	_	0.1	_	0.1	V
	voltage; all	I _O = 50 μA	3.0	_	0	0.1	_	0.1	_	0.1	
	outputs		4.5	_	0	0.1	_	0.1	_	0.1	
	LOW-level output voltage	$V_I = V_{IH}$ or V_{IL} ; $I_O = 4$ mA	3.0	_	_	0.36	_	0.44	_	0.55	V
		$V_I = V_{IH}$ or V_{IL} ; $I_O = 8$ mA	4.5	_	_	0.36	_	0.44	_	0.55	
I _I	input leakage current	$V_I = V_{CC}$ or GND	5.5	_	_	0.1	_	1.0	_	2.0	μΑ
I _{OZ}	3-state output OFF current	$V_I = V_{IH} \text{ or } V_{IL};$ $V_O = V_{CC} \text{ or GND}$	5.5	_	_	±0.25	_	±2.5	_	±10.0	μΑ
Icc	quiescent supply current	$V_I = V_{CC}$ or GND; $I_O = 0$	5.5	_	_	4.0	_	40	_	80	μΑ
Cı	input capacitance		_	_	3	10	_	10	-	10	pF

Octal bus transceiver; 3-state

74AHC245; 74AHCT245

74AHCT family

Over recommended operating conditions; voltages are referenced to GND (ground = 0 V).

		TEST CONDI	TIONS			Т	amb (°	C)			
SYMBOL	PARAMETER	OTHER	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \		25		-40 t	o +85	-40 t	o +125	UNIT
		OTHER	V _{CC} (V)	MIN.	TYP.	мах.	MIN.	мах.	MIN.	мах.	
V _{IH}	HIGH-level input voltage		4.5 to 5.5	2.0	_	_	2.0	_	2.0	_	٧
V _{IL}	LOW-level input voltage		4.5 to 5.5	_	_	0.8	_	0.8	_	0.8	٧
V _{OH}	HIGH-level output voltage; all outputs	$V_I = V_{IH} \text{ or } V_{IL};$ $I_O = -50 \mu\text{A}$	4.5	4.4	4.5	_	4.4	_	4.4	_	V
	HIGH-level output voltage	$V_I = V_{IH}$ or V_{IL} ; $I_O = -8.0$ mA	4.5	3.94	_	_	3.8	_	3.70	_	٧
V _{OL}	LOW-level output voltage; all outputs	$V_I = V_{IH} \text{ or } V_{IL};$ $I_O = 50 \mu\text{A}$	4.5	_	0	0.1	_	0.1	_	0.1	V
	LOW-level output voltage	$V_I = V_{IH}$ or V_{IL} ; $I_O = 8$ mA	4.5	_	_	0.36	_	0.44	_	0.55	٧
I _I	input leakage current	$V_I = V_{IH}$ or V_{IL}	5.5	_	_	0.1	_	1.0	_	2.0	μΑ
l _{OZ}	3-state output OFF current	$\begin{split} &V_I = V_{IH} \text{ or } V_{IL};\\ &V_O = V_{CC} \text{ or GND}\\ &\text{per input pin;}\\ &\text{other inputs at}\\ &V_{CC} \text{ or GND;}\\ &I_O = 0 \end{split}$	5.5	_	_	±0.25	-	±2.5	_	±10.0	μА
Icc	quiescent supply current	$V_I = V_{CC}$ or GND; $I_O = 0$	5.5	_	_	4.0	_	40	_	80	μΑ
Δl _{CC}	additional quiescent supply current per input pin	$\begin{aligned} &V_I = V_{CC} - 2.1 \ V \\ &\text{other inputs at} \\ &V_{CC} \ \text{or GND}; \\ &I_O = 0 \end{aligned}$	4.5 to 5.5	_	_	1.35	_	1.5	_	1.5	mA
Cı	input capacitance		_	_	3	10	_	10	_	10	pF

Octal bus transceiver; 3-state

74AHC245; 74AHCT245

AC CHARACTERISTICS

Type 74AHC245

 $GND = 0 \ V; \ t_r = t_f \leq 3.0 \ ns.$

		TEST CONDITI	ONS			7	Γ _{amb} (°C	C)			
SYMBOL	PARAMETER	WAVEFORMS			25		- 40 t	to +85	-40 to	o +125	UNIT
		WAVEFORING	CL	MIN.	TYP.	MAX.	MIN.	MAX.	MIN.	MAX.	
V _{CC} = 3.0 to 3.6 V; note 1											
t _{PHL} /t _{PLH}	propagation delay A_n to B_n ; B_n to A_n	see Figs 4 and 6	15 pF	_	5.0	8.4	1.0	10.0	1.0	10.5	ns
t _{PZL} /t _{PZH}	propagation delay OE to A _n ; OE to B _n ; signal name DIR	see Figs 5 and 6		_	6.5	13.2	1.0	15.5	1.0	16.5	ns
t _{PLZ} /t _{PHZ}	propagation delay OE to A _n ; OE to B _n ; signal name DIR			_	7.5	12.5	1.0	15.5	1.0	16.0	ns
t _{PHL} /t _{PLH}	propagation delay A _n to B _n ; B _n to A _n	see Figs 4 and 6	50 pF	_	6.5	11.9	1.0	13.5	1.0	15.0	ns
t _{PZL} /t _{PZH}	propagation delay OE to A _n ; OE to B _n ; signal name DIR	see Figs 5 and 6		_	9.0	16.7	1.0	19.0	1.0	21.0	ns
t _{PLZ} /t _{PHZ}	propagation delay \overline{OE} to A_n ; \overline{OE} to B_n ; signal name DIR			_	10.0	15.8	1.0	18.0	1.0	20.0	ns

Octal bus transceiver; 3-state

74AHC245; 74AHCT245

		TEST CONDITI	ONS			7	Γ _{amb} (°0	C)			
SYMBOL	PARAMETER	WAVEFORMS	25 -40 to +85		WAVEFORMS C			-40 t	o +125	UNIT	
		WAVEFORMS	CL	MIN.	TYP.	MAX.	MIN.	MAX.	MIN.	MAX.	
V _{CC} = 4.5	to 5.5 V; note 2										
t _{PHL} /t _{PLH}	propagation delay A_n to B_n ; B_n to A_n	see Figs 4 and 6	15 pF	_	3.5	5.5	1.0	6.5	1.0	7.0	ns
t _{PZL} /t _{PZH}	propagation delay OE to A _n ; OE to B _n ; signal name DIR	see Figs 5 and 6		_	4.0	8.5	1.0	10.0	1.0	11.0	ns
t _{PLZ} /t _{PHZ}	propagation delay OE to A _n ; OE to B _n ; signal name DIR			_	4.5	7.8	1.0	9.2	1.0	10.0	ns
t _{PHL} /t _{PLH}	propagation delay A _n to B _n ; B _n to A _n	see Figs 4 and 6	50 pF	_	5.0	7.5	1.0	8.5	1.0	9.5	ns
t _{PZL} /t _{PZH}	propagation delay OE to A _n ; OE to B _n ; signal name DIR	see Figs 5 and 6		_	5.0	10.6	1.0	12.0	1.0	13.5	ns
t _{PLZ} /t _{PHZ}	propagation delay OE to A _n ; OE to B _n ; signal name DIR			_	6.0	9.7	1.0	11.0	1.0	12.5	ns

Notes

- 1. Typical values at V_{CC} = 3.3 V.
- 2. Typical values at $V_{\rm CC}$ = 5.0 V.

Octal bus transceiver; 3-state

74AHC245; 74AHCT245

Type 74AHCT245

 $GND = 0 \ V; \ t_r = t_f \leq 3.0 \ ns.$

		TEST CONDITI	ONS			•	T _{amb} (°	C)			
SYMBOL	PARAMETER	WAVEFORMS			25		-40 t	to +85	-40 to	o +125	UNIT
		WAVEFORMS	CL	MIN.	TYP.	мах.	MIN.	MAX.	MIN.	MAX.	
V _{CC} = 4.5	to 5.5 V; note 1	•	-	•	•	•	-	•	-	-	
t _{PHL} /t _{PLH}	propagation delay A_n to B_n ; B_n to A_n	see Figs 4 and 6	15 pF	_	3.5	7.7	1.0	8.5	1.0	10.0	ns
t _{PZL} /t _{PZH}	propagation delay OE to A _n ; OE to B _n ; signal name DIR	see Figs 5 and 6		_	5.0	13.8	1.0	15.0	1.0	17.5	ns
t _{PLZ} /t _{PHZ}	propagation delay OE to A _n ; OE to B _n ; signal name DIR			_	5.0	14.4	1.0	15.5	1.0	18.0	ns
t _{PHL} /t _{PLH}	propagation delay A_n to B_n ; B_n to A_n	see Figs 4 and 6	50 pF	_	4.5	8.7	1.0	9.5	1.0	11.0	ns
t _{PZL} /t _{PZH}	propagation delay OE to A _n ; OE to B _n ; signal name DIR	see Figs 5 and 6		_	6.0	14.8	1.0	16.0	1.0	18.5	ns
t _{PLZ} /t _{PHZ}	propagation delay OE to A _n ; OE to B _n ; signal name DIR			_	6.0	15.4	1.0	16.5	1.0	19.5	ns


Note

1. Typical values at $V_{CC} = 5.0 \text{ V}$.

Octal bus transceiver; 3-state


74AHC245; 74AHCT245

AC WAVEFORMS



FAMILY	V _I INPUT REQUIREMENTS	V _M INPUT	V _M OUTPUT
AHC	GND to V _{CC}	50% V _{CC}	50% V _{CC}
AHCT	GND to 3.0 V	1.5 V	50% V _{CC}

Fig.4 The input $(A_n,\,B_n)$ to output $(B_n,\,A_n)$ propagation delays.




FAMILY	V _I INPUT REQUIREMENTS	V _M INPUT	V _M OUTPUT	
AHC	GND to V _{CC}	50% V _{CC}	50% V _{CC}	
AHCT	GND to 3.0 V	1.5 V	50% V _{CC}	

Fig.5 The 3-state output enable and disable times.

11

Octal bus transceiver; 3-state

74AHC245; 74AHCT245




Octal bus transceiver; 3-state

74AHC245; 74AHCT245

PACKAGE OUTLINES

SO20: plastic small outline package; 20 leads; body width 7.5 mm

SOT163-1



Note

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.


OUTLINE	REFERENCES				EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT163-1	075E04	MS-013AC				-95-01-24 97-05-22

Octal bus transceiver; 3-state

74AHC245; 74AHCT245

TSSOP20: plastic thin shrink small outline package; 20 leads; body width 4.4 mm

SOT360-1



- Notes

 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFERENCES				EUROPEAN	ISSUE DATE
VERSION	VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
	SOT360-1		MO-153AC				-93-06-16 95-02-04

Octal bus transceiver; 3-state

74AHC245; 74AHCT245

SOLDERING

Introduction to soldering surface mount packages

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our "Data Handbook IC26; Integrated Circuit Packages" (document order number 9398 652 90011).

There is no soldering method that is ideal for all surface mount IC packages. Wave soldering is not always suitable for surface mount ICs, or for printed-circuit boards with high population densities. In these situations reflow soldering is often used.

Reflow soldering

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several methods exist for reflowing; for example, infrared/convection heating in a conveyor type oven. Throughput times (preheating, soldering and cooling) vary between 100 and 200 seconds depending on heating method.

Typical reflow peak temperatures range from 215 to 250 °C. The top-surface temperature of the packages should preferable be kept below 230 °C.

Wave soldering

Conventional single wave soldering is not recommended for surface mount devices (SMDs) or printed-circuit boards with a high component density, as solder bridging and non-wetting can present major problems.

To overcome these problems the double-wave soldering method was specifically developed.

If wave soldering is used the following conditions must be observed for optimal results:

- Use a double-wave soldering method comprising a turbulent wave with high upward pressure followed by a smooth laminar wave.
- For packages with leads on two sides and a pitch (e):
 - larger than or equal to 1.27 mm, the footprint longitudinal axis is **preferred** to be parallel to the transport direction of the printed-circuit board;
 - smaller than 1.27 mm, the footprint longitudinal axis must be parallel to the transport direction of the printed-circuit board.

The footprint must incorporate solder thieves at the downstream end.

 For packages with leads on four sides, the footprint must be placed at a 45° angle to the transport direction of the printed-circuit board. The footprint must incorporate solder thieves downstream and at the side corners.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Typical dwell time is 4 seconds at 250 °C. A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

Manual soldering

Fix the component by first soldering two diagonally-opposite end leads. Use a low voltage (24 V or less) soldering iron applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C.

When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 °C.

Octal bus transceiver; 3-state

74AHC245; 74AHCT245

Suitability of surface mount IC packages for wave and reflow soldering methods

PACKAGE	SOLDERING METHOD			
PACKAGE	WAVE	REFLOW ⁽¹⁾		
BGA, SQFP	not suitable	suitable		
HLQFP, HSQFP, HSOP, HTQFP, HTSSOP, SMS	not suitable ⁽²⁾	suitable		
PLCC ⁽³⁾ , SO, SOJ	suitable	suitable		
LQFP, QFP, TQFP	not recommended ⁽³⁾⁽⁴⁾	suitable		
SSOP, TSSOP, VSO	not recommended ⁽⁵⁾	suitable		

Notes

- 1. All surface mount (SMD) packages are moisture sensitive. Depending upon the moisture content, the maximum temperature (with respect to time) and body size of the package, there is a risk that internal or external package cracks may occur due to vaporization of the moisture in them (the so called popcorn effect). For details, refer to the Drypack information in the "Data Handbook IC26; Integrated Circuit Packages; Section: Packing Methods".
- 2. These packages are not suitable for wave soldering as a solder joint between the printed-circuit board and heatsink (at bottom version) can not be achieved, and as solder may stick to the heatsink (on top version).
- 3. If wave soldering is considered, then the package must be placed at a 45° angle to the solder wave direction. The package footprint must incorporate solder thieves downstream and at the side corners.
- 4. Wave soldering is only suitable for LQFP, TQFP and QFP packages with a pitch (e) equal to or larger than 0.8 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.65 mm.
- 5. Wave soldering is only suitable for SSOP and TSSOP packages with a pitch (e) equal to or larger than 0.65 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm.

DEFINITIONS

Data sheet status					
Objective specification This data sheet contains target or goal specifications for product development.					
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.				
Product specification This data sheet contains final product specifications.					
Limiting values					
Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.					
Application information					
Where application information is given, it is advisory and does not form part of the specification.					

LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.