

**2.5V/3.3V 18-bit universal bus transceiver (3-State)****74ALVT16500****FEATURES**

- 18-bit bidirectional bus interface
- 5V I/O Compatible
- 3-State buffers
- Output capability: +64mA/-32mA
- TTL input and output switching levels
- Input and output interface capability to systems at 5V supply
- Bus-hold data inputs eliminate the need for external pull-up resistors to hold unused inputs
- Live insertion/extraction permitted
- Power-up reset
- Power-up 3-State
- No bus current loading when output is tied to 5V bus
- Negative edge-triggered clock inputs
- Latch-up protection exceeds 500mA per JEDEC JC40.2 Std 17
- ESD protection exceeds 2000V per MIL STD 883 Method 3015 and 200V per Machine Model

**DESCRIPTION**

The 74ALVT16500 is a high-performance BiCMOS product designed for  $V_{CC}$  operation at 2.5V and 3.3V with I/O compatibility up to 5V.

This device is an 18-bit universal transceiver featuring non-inverting 3-State bus compatible outputs in both send and receive directions. Data flow in each direction is controlled by output enable ( $OEAB$  and  $\bar{OEBA}$ ), latch enable ( $LEAB$  and  $LEBA$ ), and clock ( $CPAB$  and  $\bar{CPBA}$ ) inputs. For A-to-B data flow, the device operates in the transparent mode when  $LEAB$  is High. When  $LEAB$  is Low, the A data is latched if  $CPAB$  is held at a High or Low logic level. If  $LEAB$  is Low, the A-bus data is stored in the latch/flip-flop on the High-to-Low transition of  $CPAB$ . When  $OEAB$  is High, the outputs are active. When  $OEAB$  is Low, the outputs are in the high-impedance state.

Data flow for B-to-A is similar to that of A-to-B but uses  $\bar{OEBA}$ ,  $LEBA$  and  $\bar{CPBA}$ . The output enables are complimentary ( $OEAB$  is active High, and  $\bar{OEBA}$  is active Low).

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

**QUICK REFERENCE DATA**

SYMBOL	PARAMETER	CONDITIONS $T_{amb} = 25^\circ C$ ; $GND = 0V$	TYPICAL		UNIT
			2.5V	3.3V	
$t_{PLH}$ $t_{PHL}$	Propagation delay An to Bn or Bn to An	$C_L = 50pF$	1.9 2.4	1.5 1.8	ns
$C_{IN}$	Input capacitance DIR, $\bar{OE}$	$V_I = 0V$ or $V_{CC}$	4	4	pF
$C_{I/O}$	I/O pin capacitance	Outputs disabled; $V_{I/O} = 0V$ or $V_{CC}$	8	8	pF
$I_{CCZ}$	Total supply current	Outputs disabled	40	60	$\mu A$

**ORDERING INFORMATION**




PACKAGES	TEMPERATURE RANGE	OUTSIDE NORTH AMERICA	NORTH AMERICA	DWG NUMBER
56-Pin Plastic SSOP Type III	-40°C to +85°C	74ALVT16500 DL	AV16500 DL	SOT371-1
56-Pin Plastic TSSOP Type II	-40°C to +85°C	74ALVT16500 DGG	AV16500 DGG	SOT364-1

**PIN DESCRIPTION**

PIN NUMBER	SYMBOL	NAME AND FUNCTION
1	OEAB	A-to-B Output enable input
27	$\bar{OEBA}$	B-to-A Output enable input (active low)
2, 28	LEAB/LEBA	A-to-B/B-to-A Latch enable input
55,30	CPAB/ $\bar{CPBA}$	A-to-B/B-to-A Clock input (active falling edge)
3, 5, 6, 8, 9, 10, 12, 13, 14, 15, 16, 17, 19, 20, 21, 23, 24, 26	A0-A17	Data inputs/outputs (A side)
54, 52, 51, 49, 48, 47, 45, 44, 43, 42, 41, 40, 38, 37, 36, 34, 33, 31	B0-B17	Data inputs/outputs (B side)
4, 11, 18, 25, 29, 32, 39, 46, 53, 56	GND	Ground (0V)
7, 22, 35, 50	$V_{CC}$	Positive supply voltage

## 2.5V/3.3V 18-bit universal bus transceiver (3-State)

74ALVT16500

**PIN CONFIGURATION****LOGIC SYMBOL (IEEE/IEC)****LOGIC SYMBOL**

## 2.5V/3.3V 18-bit universal bus transceiver (3-State)

74ALVT16500

**FUNCTION TABLE**

INPUTS				Internal Registers	OUTPUTS Bn	OPERATING MODE
OEAB	LEAB	CPAB	An			
L	H	X	X	X	Z	Disabled
L	↓	X	h	H	Z	Disabled, Latch data
L	↓	X	l		Z	
L	L	H or L	X	NC	Z	Disabled, Hold data
L	L	↓	h	H	Z	Disabled, Clock data
L	L	↓	l	L	Z	
H	H	X	H	H	H	Transparent
H	H	X	L	L	L	
H	↓	X	h	H	H	Latch data & display
H	↓	X	l	L	L	
H	L	↓	h	H	H	Clock data & display
H	L	↓	l	L	L	
H	L	H or L	X	H	H	Hold data & display
H	L	H or L	X	L	L	

**NOTE:** A-to-B data flow is shown; B-to-A flow is similar but uses OEBA, LEBA, and CPBA.

H = High voltage level

h = High voltage level one set-up time prior to the Enable or Clock transition

L = Low voltage level

l = Low voltage level one set-up time prior to the Enable or Clock transition

NC= No Change

X = Don't care


Z = High Impedance "off" state

↓ = High-to-Low Enable or Clock transition

## 2.5V/3.3V 18-bit universal bus transceiver (3-State)

74ALVT16500

## LOGIC DIAGRAM



## 2.5V/3.3V 18-bit universal bus transceiver (3-State)

74ALVT16500

**ABSOLUTE MAXIMUM RATINGS<sup>1, 2</sup>**

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V <sub>CC</sub>	DC supply voltage		-0.5 to +4.6	V
I <sub>IK</sub>	DC input diode current	V <sub>I</sub> < 0	-50	mA
V <sub>I</sub>	DC input voltage <sup>3</sup>		-0.5 to +7.0	V
I <sub>OK</sub>	DC output diode current	V <sub>O</sub> < 0	-50	mA
V <sub>OUT</sub>	DC output voltage <sup>3</sup>	Output in Off or High state	-0.5 to +7.0	V
I <sub>OUT</sub>	DC output current	Output in Low state	128	mA
		Output in High state	-64	
T <sub>stg</sub>	Storage temperature range		-65 to +150	°C

**NOTES:**

1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
2. The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150°C.
3. The Input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed.

**RECOMMENDED OPERATING CONDITIONS**

SYMBOL	PARAMETER	2.5V RANGE LIMITS		3.3V RANGE LIMITS		UNIT
		MIN	MAX	MIN	MAX	
V <sub>CC</sub>	DC supply voltage	2.3	2.7	3.0	3.6	V
V <sub>I</sub>	Input voltage	0	5.5	0	5.5	V
V <sub>IH</sub>	High-level input voltage	1.7		2.0		V
V <sub>IL</sub>	Input voltage		0.7		0.8	V
I <sub>OH</sub>	High-level output current		-8		-32	mA
I <sub>OL</sub>	Low-level output current		8		32	mA
	Low-level output current; current duty cycle ≤ 50%; f ≥ 1kHz		24		64	
Δt/Δv	Input transition rise or fall rate; Outputs enabled		10		10	ns/V
T <sub>amb</sub>	Operating free-air temperature range	-40	+85	-40	+85	°C

## 2.5V/3.3V 18-bit universal bus transceiver (3-State)

74ALVT16500

DC ELECTRICAL CHARACTERISTICS (3.3V  $\pm$  0.3V RANGE)

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS			UNIT	
			Temp = -40°C to +85°C				
			MIN	TYP <sup>1</sup>	MAX		
V <sub>IK</sub>	Input clamp voltage	V <sub>CC</sub> = 3.0V; I <sub>IK</sub> = -18mA		-0.85	-1.2	V	
V <sub>OH</sub>	High-level output voltage	V <sub>CC</sub> = 3.0 to 3.6V; I <sub>OH</sub> = -100µA	V <sub>CC</sub> -0.2	V <sub>CC</sub>		V	
		V <sub>CC</sub> = 3.0V; I <sub>OH</sub> = -32mA	2.0	2.3			
V <sub>OL</sub>	Low-level output voltage	V <sub>CC</sub> = 3.0V; I <sub>OL</sub> = 100µA		0.07	0.2	V	
		V <sub>CC</sub> = 3.0V; I <sub>OL</sub> = 16mA		0.25	0.4		
		V <sub>CC</sub> = 3.0V; I <sub>OL</sub> = 32mA		0.3	0.5		
		V <sub>CC</sub> = 3.0V; I <sub>OL</sub> = 64mA		0.4	0.55		
V <sub>RST</sub>	Power-up output low voltage <sup>7</sup>	V <sub>CC</sub> = 3.6V; I <sub>O</sub> = 1mA; V <sub>I</sub> = V <sub>CC</sub> or GND			0.55	V	
I <sub>I</sub>	Input leakage current	V <sub>CC</sub> = 3.6V; V <sub>I</sub> = V <sub>CC</sub> or GND	Control pins	0.1	$\pm$ 1	µA	
		V <sub>CC</sub> = 0 or 3.6V; V <sub>I</sub> = 5.5V		0.1	10		
		V <sub>CC</sub> = 3.6V; V <sub>I</sub> = V <sub>CC</sub>	Data pins <sup>4</sup>	0.5	1		
		V <sub>CC</sub> = 3.6V; V <sub>I</sub> = 0V		0.1	-5		
I <sub>OFF</sub>	Off current	V <sub>CC</sub> = 0V; V <sub>I</sub> or V <sub>O</sub> = 0 to 4.5V		0.1	$\pm$ 100	µA	
I <sub>HOLD</sub>	Bus Hold current Data inputs <sup>6</sup>	V <sub>CC</sub> = 3V; V <sub>I</sub> = 0.8V		75	130	µA	
		V <sub>CC</sub> = 3V; V <sub>I</sub> = 2.0V		-75	-140		
		V <sub>CC</sub> = 0V to 3.6V; V <sub>CC</sub> = 3.6V		$\pm$ 500			
I <sub>EX</sub>	Current into an output in the High state when V <sub>O</sub> > V <sub>CC</sub>	V <sub>O</sub> = 5.5V; V <sub>CC</sub> = 3.0V		10	125	µA	
I <sub>PU/PD</sub>	Power up/down 3-State output current <sup>3</sup>	V <sub>CC</sub> $\leq$ 1.2V; V <sub>O</sub> = 0.5V to V <sub>CC</sub> ; V <sub>I</sub> = GND or V <sub>CC</sub> OE/OE' = Don't care		1	$\pm$ 100	µA	
I <sub>CCH</sub>	Quiescent supply current	V <sub>CC</sub> = 3.6V; Outputs High, V <sub>I</sub> = GND or V <sub>CC</sub> , I <sub>O</sub> = 0		0.06	0.1	mA	
I <sub>CCL</sub>		V <sub>CC</sub> = 3.6V; Outputs Low, V <sub>I</sub> = GND or V <sub>CC</sub> , I <sub>O</sub> = 0		4	5		
I <sub>CCZ</sub>		V <sub>CC</sub> = 3.6V; Outputs Disabled; V <sub>I</sub> = GND or V <sub>CC</sub> , I <sub>O</sub> = 0 <sup>5</sup>		0.06	0.1		
$\Delta$ I <sub>CC</sub>	Additional supply current per input pin <sup>2</sup>	V <sub>CC</sub> = 3V to 3.6V; One input at V <sub>CC</sub> -0.6V, Other inputs at V <sub>CC</sub> or GND		0.04	0.4	mA	

## NOTES:

- All typical values are at V<sub>CC</sub> = 3.3V and T<sub>amb</sub> = 25°C.
- This is the increase in supply current for each input at the specified voltage level other than V<sub>CC</sub> or GND
- This parameter is valid for any V<sub>CC</sub> between 0V and 1.2V with a transition time of up to 10msec. From V<sub>CC</sub> = 1.2V to V<sub>CC</sub> = 3.3V  $\pm$  0.3V a transition time of 100µsec is permitted. This parameter is valid for T<sub>amb</sub> = 25°C only.
- Unused pins at V<sub>CC</sub> or GND.
- I<sub>CCZ</sub> is measured with outputs pulled up to V<sub>CC</sub> or pulled down to ground.
- This is the bus hold overdrive current required to force the input to the opposite logic state.
- For valid test results, data must not be loaded into the flip-flops (or latches) after applying power.

## 2.5V/3.3V 18-bit universal bus transceiver (3-State)

74ALVT16500

**AC CHARACTERISTICS (3.3V ±0.3V RANGE)**GND = 0V;  $t_R = t_F = 2.5\text{ns}$ ;  $C_L = 50\text{pF}$ ;  $R_L = 500\Omega$ ;  $T_{amb} = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ .

SYMBOL	PARAMETER	WAVEFORM	LIMITS			UNIT	
			$V_{CC} = 3.3V \pm 0.3V$				
			MIN	TYP <sup>1</sup>	MAX		
$f_{MAX}$	Maximum clock frequency	1	150			MHz	
$t_{PLH}$ $t_{PHL}$	Propagation delay An to Bn or Bn to An	2	1.0 1.0	1.5 1.8	2.3 2.7	ns	
$t_{PLH}$ $t_{PHL}$	Propagation delay Clock Low or High LEAB to Bn or LEBA to An	3	1.5 1.5	2.3 3.3	3.6 4.8	ns	
$t_{PLH}$ $t_{PHL}$	Propagation delay $\bar{CPAB}$ to Bn or $\bar{CPBA}$ to An	1	1.5 1.5	2.5 3.1	4.0 4.6	ns	
$t_{PZH}$ $t_{PZL}$	Output enable time to High and Low level	5 6	1.5 1.5	2.3 1.4	3.3 2.3	ns	
$t_{PHZ}$ $t_{PLZ}$	Output disable time from High and Low Level	5 6	1.5 1.5	2.8 2.3	4.3 3.6	ns	

**NOTE:**1. All typical values are at  $V_{CC} = 3.3V$  and  $T_{amb} = 25^\circ\text{C}$ .**AC SETUP REQUIREMENTS (3.3V ±0.3V RANGE)**GND = 0V;  $t_R = t_F = 2.5\text{ns}$ ;  $C_L = 50\text{pF}$ ,  $R_L = 500\Omega$ ;  $T_{amb} = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ .

SYMBOL	PARAMETER	WAVEFORM	LIMITS		UNIT	
			$V_{CC} = 3.3V \pm 0.3V$			
			MIN	TYP <sup>1</sup>		
$ts(H)$ $ts(L)$	Setup time, High or Low An to $\bar{CPAB}$ or Bn to $\bar{CPBA}$	4	1.9 2.0	1.0 1.0	ns	
$th(H)$ $th(L)$	Hold time, High or Low An to $\bar{CPAB}$ or Bn to $\bar{CPBA}$	4	0 0	-0.9 -0.9	ns	
$ts(H)$ $ts(L)$	Setup time, High or Low An to LEAB or Bn to LEBA	4	0.0 0.3	-1.0 -0.3	ns	
$th(H)$ $th(L)$	Hold time, High or Low An to LEAB or Bn to LEBA	4	1.2 1.2	0.4 0.4	ns	
$tw(H)$ $tw(L)$	Pulse width, High or Low $\bar{CPAB}$ or $\bar{CPBA}$	1	1.0 1.0		ns	
$tw(H)$	LEAB or LEBA pulse width, High	3	1.0		ns	

**NOTE:**1. All typical values are at  $V_{CC} = 3.3V$  and  $T_{amb} = 25^\circ\text{C}$ .

## 2.5V/3.3V 18-bit universal bus transceiver (3-State)

74ALVT16500

## DC ELECTRICAL CHARACTERISTICS (2.5V ± 0.2V RANGE)

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS			UNIT	
			Temp = -40°C to +85°C				
			MIN	TYP <sup>1</sup>	MAX		
V <sub>IK</sub>	Input clamp voltage	V <sub>CC</sub> = 2.3V; I <sub>IK</sub> = -18mA		-0.85	-1.2	V	
V <sub>OH</sub>	High-level output voltage	V <sub>CC</sub> = 2.3 to 3.6V; I <sub>OH</sub> = -100µA	V <sub>CC</sub> -0.2			V	
		V <sub>CC</sub> = 2.3V; I <sub>OH</sub> = -8mA	1.8				
V <sub>OL</sub>	Low-level output voltage	V <sub>CC</sub> = 2.3V; I <sub>OL</sub> = 100µA		0.07	0.2	V	
		V <sub>CC</sub> = 2.3V; I <sub>OL</sub> = 24mA		0.3	0.5		
		V <sub>CC</sub> = 2.3V; I <sub>OL</sub> = 8mA			0.4		
V <sub>RST</sub>	Power-up output low voltage <sup>7</sup>	V <sub>CC</sub> = 2.7V; I <sub>O</sub> = 1mA; V <sub>I</sub> = V <sub>CC</sub> or GND			0.55	V	
I <sub>I</sub>	Input leakage current	V <sub>CC</sub> = 2.7V; V <sub>I</sub> = V <sub>CC</sub> or GND	Control pins	0.1	±1	µA	
		V <sub>CC</sub> = 0 or 2.7V; V <sub>I</sub> = 5.5V		0.1	10		
		V <sub>CC</sub> = 2.7V; V <sub>I</sub> = V <sub>CC</sub>	Data pins <sup>4</sup>	0.1	1		
		V <sub>CC</sub> = 2.7V; V <sub>I</sub> = 0		0.1	-5		
I <sub>OFF</sub>	Off current	V <sub>CC</sub> = 0V; V <sub>I</sub> or V <sub>O</sub> = 0 to 4.5V		0.1	±100	µA	
I <sub>HOLD</sub>	Bus Hold current Data inputs <sup>6</sup>	V <sub>CC</sub> = 2.3V; V <sub>I</sub> = 0.7V		90		µA	
		V <sub>CC</sub> = 2.3V; V <sub>I</sub> = 1.7V		-10			
I <sub>EX</sub>	Current into an output in the High state when V <sub>O</sub> > V <sub>CC</sub>	V <sub>O</sub> = 5.5V; V <sub>CC</sub> = 2.3V		10	125	µA	
I <sub>PU/PD</sub>	Power up/down 3-State output current <sup>3</sup>	V <sub>CC</sub> ≤ 1.2V; V <sub>O</sub> = 0.5V to V <sub>CC</sub> ; V <sub>I</sub> = GND or V <sub>CC</sub> OE/OĒ = Don't care		1	±100	µA	
I <sub>OZH</sub>	3-State output High current	V <sub>CC</sub> = 2.7V; V <sub>O</sub> = 2.3V; V <sub>I</sub> = V <sub>IL</sub> or V <sub>IH</sub>		0.5	5	µA	
I <sub>OZL</sub>	3-State output Low current	V <sub>CC</sub> = 2.7V; V <sub>O</sub> = 0.5V; V <sub>I</sub> = V <sub>IL</sub> or V <sub>IH</sub>		0.5	-5	µA	
I <sub>CCH</sub>	Quiescent supply current	V <sub>CC</sub> = 2.7V; Outputs High, V <sub>I</sub> = GND or V <sub>CC</sub> , I <sub>O</sub> = 0		0.04	0.1	mA	
I <sub>CCL</sub>		V <sub>CC</sub> = 2.7V; Outputs Low, V <sub>I</sub> = GND or V <sub>CC</sub> , I <sub>O</sub> = 0		2.3	4.5		
I <sub>CCZ</sub>		V <sub>CC</sub> = 2.7V; Outputs Disabled; V <sub>I</sub> = GND or V <sub>CC</sub> , I <sub>O</sub> = 0 <sup>5</sup>		0.04	0.1		
ΔI <sub>CC</sub>	Additional supply current per input pin <sup>2</sup>	V <sub>CC</sub> = 2.3V to 2.7V; One input at V <sub>CC</sub> -0.6V, Other inputs at V <sub>CC</sub> or GND		0.04	0.4	mA	

## NOTES:

1. All typical values are at V<sub>CC</sub> = 2.5V and T<sub>amb</sub> = 25°C.
2. This is the increase in supply current for each input at the specified voltage level other than V<sub>CC</sub> or GND
3. This parameter is valid for any V<sub>CC</sub> between 0V and 1.2V with a transition time of up to 10msec. From V<sub>CC</sub> = 1.2V to V<sub>CC</sub> = 2.5V ± 0.3V a transition time of 100µsec is permitted. This parameter is valid for T<sub>amb</sub> = 25°C only.
4. Unused pins at V<sub>CC</sub> or GND.
5. I<sub>CCZ</sub> is measured with outputs pulled up to V<sub>CC</sub> or pulled down to ground.
6. Not guaranteed.
7. For valid test results, data must not be loaded into the flip-flops (or latches) after applying power.

## 2.5V/3.3V 18-bit universal bus transceiver (3-State)

74ALVT16500

**AC CHARACTERISTICS (2.5V  $\pm 0.2$ V RANGE)**GND = 0V;  $t_R = t_F = 2.5$ ns;  $C_L = 50$ pF;  $R_L = 500\Omega$ ;  $T_{amb} = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ .

SYMBOL	PARAMETER	WAVEFORM	LIMITS			UNIT	
			$V_{CC} = 2.5V \pm 0.2V$				
			MIN	TYP <sup>1</sup>	MAX		
$f_{MAX}$	Maximum clock frequency	1	150			MHz	
$t_{PLH}$ $t_{PHL}$	Propagation delay An to Bn or Bn to An	2	1.0 1.0	1.9 2.4	3.1 3.5	ns	
$t_{PLH}$ $t_{PHL}$	Propagation delay Clock Low or High LEAB to Bn or LEBA to An	3	1.5 2.0	2.9 4.3	4.6 6.7	ns	
$t_{PLH}$ $t_{PHL}$	Propagation delay CPAB to Bn or CPBA to An	1	2.0 2.0	3.4 4.2	5.3 6.3	ns	
$t_{PZH}$ $t_{PZL}$	Output enable time to High and Low level	5 6	1.5 1.0	2.6 1.6	4.1 2.5	ns	
$t_{PHZ}$ $t_{PLZ}$	Output disable time from High and Low Level	5 6	1.5 1.0	2.7 2.1	4.1 3.2	ns	

**NOTE:**1. All typical values are at  $V_{CC} = 3.3V$  and  $T_{amb} = 25^\circ\text{C}$ .**AC SETUP REQUIREMENTS (2.5V  $\pm 0.2$ V RANGE)**GND = 0V;  $t_R = t_F = 2.5$ ns;  $C_L = 50$ pF,  $R_L = 500\Omega$ ;  $T_{amb} = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ .

SYMBOL	PARAMETER	WAVEFORM	LIMITS		UNIT	
			$V_{CC} = 2.5V \pm 0.2V$			
			MIN	TYP <sup>1</sup>		
$ts(H)$ $ts(L)$	Setup time, High or Low An to CPAB or Bn to CPBA	4	2.3 3.4	0.8 1.4	ns	
$th(H)$ $th(L)$	Hold time, High or Low An to CPAB or Bn to CPBA	4	0 0	-1.2 -0.9	ns	
$ts(H)$ $ts(L)$	Setup time, High or Low An to LEAB or Bn to LEBA	4	0 1.0	-0.7 0	ns	
$th(H)$ $th(L)$	Hold time, High or Low An to LEAB or Bn to LEBA	4	1.0 1.4	0.1 0.7	ns	
$tw(H)$ $tw(L)$	Pulse width, High or Low CPAB or CPBA	1	1.5 1.5		ns	
$tw(H)$	LEAB or LEBA pulse width, High	3	1.5		ns	

**NOTE:**1. All typical values are at  $V_{CC} = 2.5V$  and  $T_{amb} = 25^\circ\text{C}$ .

## 2.5V/3.3V 18-bit universal bus transceiver (3-State)


74ALVT16500

## AC WAVEFORMS


**NOTES:**

- NOTES:


  1.  $V_M = 1.5V$  at  $V_{CC} \geq 3.0V$ ,  $V_M = V_{CC}/2$  at  $V_{CC} \leq 2.7V$
  2.  $V_X = V_{OL} + 0.3V$  at  $V_{CC} \geq 3.0V$ ,  $V_X = V_{OL} + 0.15V$  at  $V_{CC} \leq 2.7V$
  3.  $V_Y = V_{OH} - 0.3V$  at  $V_{CC} \geq 3.0V$ ,  $V_Y = V_{OH} - 0.15V$  at  $V_{CC} \leq 2.7V$




## **Waveform 1. Propagation Delay, Clock Input to Output, Clock Pulse Width, and Maximum Clock Frequency**




#### **Waveform 4. Data Setup and Hold Times**




### Waveform 2. Propagation Delay, Transparent Mode



## Waveform 5. 3-State Output Enable Time to High Level and Output Disable Time from High Level



### Waveform 3. Propagation Delay, Enable to Output, and Enable Pulse Width




#### Waveform 6. 3-State Output Enable Time to Low Level and Output Disable Time from Low Level

## 2.5V/3.3V 18-bit universal bus transceiver (3-State)

74ALVT16500

## TEST CIRCUIT AND WAVEFORMS




SW00025

## 2.5V/3.3V 18-bit universal bus transceiver (3-State)

74ALVT16500

SSOP56: plastic shrink small outline package; 56 leads; body width 7.5 mm

SOT371-1



## DIMENSIONS (mm are the original dimensions)

UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	b <sub>p</sub>	c	D <sup>(1)</sup>	E <sup>(1)</sup>	e	H <sub>E</sub>	L	L <sub>p</sub>	Q	v	w	y	Z <sup>(1)</sup>	θ
mm	2.8	0.4	2.35	0.25	0.3	0.22	18.55	7.6	0.635	10.4	1.4	1.0	1.2	0.25	0.18	0.1	0.85	8°
		0.2	2.20		0.2	0.13	18.30	7.4		10.1		0.6	1.0				0.40	0°

## Note

- Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT371-1		MO-118AB				93-11-02-95-02-04

## 2.5V/3.3V 18-bit universal bus transceiver (3-State)

74ALVT16500

**TSSOP56: plastic thin shrink small outline package; 56 leads; body width 6.1mm****SOT364-1**