



T-52-07

February 1991

54BCT/74BCT2240

Octal Buffer/Line Driver

with 25Ω Series Resistors in the Outputs

General Description


The 'BCT2240 is an inverting octal buffer and line driver designed to drive the capacitive inputs of MOS memory drivers, address drivers, clock drivers, or bus-oriented transmitters/receivers.

The 25Ω series resistors in the outputs reduce ringing and eliminate the need for external resistors.

Features


- 25Ω series resistors in outputs eliminate the need for external resistors
- TRI-STATE® outputs drive bus lines or buffer memory address registers
- Low I_{CCZ} through BiCMOS techniques
- Guaranteed output skew
- Guaranteed multiple output switching specifications
- Guaranteed 4000V minimum ESD protection
- Guaranteed 500 mA minimum latchup protection
- Hot insertion capability
- High Impedance in power down (I_{ZZ} , V_{ID} and I_{OD})

Logic Symbol




TL/F/10894-1

Connection Diagrams



TL/F/10894-2

Pin Assignment for LCC



TL/F/10894-3

Pin Names	Description
$\overline{OE}_1, \overline{OE}_2$	Output Enable Input (Active LOW)
I_0-I_7	Inputs
$\overline{O}_0-\overline{O}_7$	Outputs

9000-2709

TRI-STATE® is a registered trademark of National Semiconductor Corporation.

54BCT/74BCT2240 Octal Buffer/Line Driver with 25Ω Series Resistors in the Outputs


Truth Table

T-52-07

$\overline{OE}_1$	I_{0-3}	$\overline{O}_{0-3}$	$\overline{OE}_2$	I_{4-7}	$\overline{O}_{4-7}$
H	X	Z	H	X	Z
L	L	H	L	L	H
L	H	L	L	H	L

H = HIGH Voltage Level
 L = LOW Voltage Level
 X = Immaterial
 Z = High Impedance

Schematic of Each Output



TL/F/10894-4

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	
Ceramic	-55°C to +175°C
Plastic	-55°C to +150°C
V _{CC} Pin Potential to Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Any Output in the Disable or Power-Off State	-0.5V to +5.5V
In the High State	-0.5V to V _{CC}
Current Applied to Output in LOW State (Max)	Twice the Rated I _{OL} (mA)

T-52-07

ESD Last Passing Voltage (Min)	4000V
DC Latchup Source or Sink Current	± 500 mA

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

Recommended Operating Conditions

Free Air Ambient Temperature	
Military	-55°C to +125°C
Commercial	0°C to +70°C
Supply Voltage	
Military	+4.5V to +5.5V
Commercial	+4.5V to +5.5V

DC Electrical Characteristics

Symbol	Parameter	54BCT/74BCT			Units	V _{CC}	Conditions
		Min	Typ	Max			
V _{IH}	Input HIGH Voltage	2.0			V		Recognized as a HIGH Signal
V _{IL}	Input LOW Voltage			0.8	V		Recognized as a LOW Signal
V _{CD}	Input Clamp Diode Voltage			-1.2	V	Min	I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage	54BCT/74BCT 2.4 2.0 2.0			V	Min	I _{OH} = -3 mA I _{OH} = -12 mA I _{OH} = -15 mA
V _{OL}	Output LOW Voltage	54BCT/74BCT 0.5 0.8 0.8			V	Min	I _{OL} = 3 mA I _{OL} = 12 mA I _{OL} = 15 mA
I _{IH}	Input HIGH Current			5	μA	Max	V _{IN} = 2.7V
I _{BVI}	Input HIGH Current Breakdown Test			7	μA	Max	V _{IN} = 7.0V
I _{IL}	Input LOW Current			-250	μA	Max	V _{IN} = 0.5V
I _{OS}	Output Short-Circuit Current	-100		-225	mA	Max	V _{OUT} = 0V
I _{OZH}	Output Leakage Current			20	μA	Max	V _{OUT} = 2.7V
I _{OZL}	Output Leakage Current			-20	μA	Max	V _{OUT} = 0.5V
I _{CEx}	Output HIGH Leakage Current			50	μA	Max	V _{OUT} = V _{CC}
V _{ID}	Input Leakage Test	4.75			V	0.0	I _{ID} = 1.9 μA All Other Pins Grounded
I _{OD}	Output Circuit Leakage Current			3.75	μA	0.0	V _{ID} = 150 mV All Other Pins Grounded
I _{ZZ}	Bus Drainage Test			100	μA	0.0	V _{OUT} = 5.25V
I _{CC}	Power Supply Current		8.3	18	mA	Max	V _O = HIGH
I _{CCL}	Power Supply Current		42.3	69	mA	Max	V _O = LOW
I _{CCZ}	Power Supply Current		6.6	8	mA	Max	V _O = HIGH Z

AC Electrical Characteristics

T-52-07

Symbol	Parameter	74BCT			54BCT		74BCT		Units
		$T_A = +25^{\circ}\text{C}$ $V_{CC} = +5.0\text{V}$ $C_L = 50\text{ pF}$			$T_A = \text{Mil}$ $V_{CC} = \text{Mil}$ $C_L = 50\text{ pF}$		$T_A = \text{Com}$ $V_{CC} = \text{Com}$ $C_L = 50$		
		Min	Typ	Max	Min	Max	Min	Max	
t_{PLH} t_{PHL}	Propagation Delay Data to Output	0.5	2.6	4.8			0.5	5.7	ns
		0.5	2.4	4.0			0.5	4.4	
t_{PZH} t_{PZL}	Output Enable Time	2.6	5.0	8.2			2.6	9.3	ns
		4.3	7.0	10.9			4.3	12.4	
t_{PHZ} t_{PLZ}	Output Disable Time	2.0	4.4	7.1			2.0	8.7	ns
		2.2	6.6	8.5			2.2	10.6	
t_{OSHL} (Note 1)	Pin to Pin Skew HL Data to Output			0.3				0.4	ns
t_{OSLH} (Note 1)	Pin to Pin Skew LH Data to Output			0.4				0.5	ns
t_{OST} (Note 1)	Pin to Pin Skew LH/HL Data to Output			0.7				1.5	ns
t_{PV} (Note 2)	Device to Device Skew LH/HL Data to Output			1.0				2.0	ns

Note 1: Skew is defined as the absolute value of the difference between the actual propagation delays for any two separate outputs of the same device. The specification applies to any outputs switching HIGH to LOW (t_{OSHL}), LOW to HIGH (t_{OSLH}), or any combination switching LOW to HIGH and/or HIGH to LOW (t_{OST}).

Note 2: Propagation delay variation for a given set of conditions (i.e., temperature and V_{CC}) from device to device.

Extended AC Electrical Characteristics

T-52-07

Symbol	Parameter	74BCT		54BCT		74BCT		54BCT		Units
		T _A = Com V _{CC} = Com C _L = 50 pF 8 Outputs Switching (Note 3)		T _A = Mil V _{CC} = Mil C _L = 50 pF 8 Outputs Switching (Note 3)		T _A = Com V _{CC} = Comm C _L = 250 pF (Note 4)		T _A = Mil V _{CC} = Mil C _L = 250 pF (Note 4)		
		Min	Max	Min	Max	Min	Max	Min	Max	
t _{PLH} t _{PHL}	Propagation Delay Data to Output	3.5 2.5	7.0 5.0			3.0 3.5	7.5 7.8			ns
t _{OSHL} (Note 1)	Pin to Pin Skew HL Data to Output						0.7			ns
t _{OSLH} (Note 1)	Pin to Pin Skew LH Data to Output						1.0			ns
t _{OST} (Note 1)	Pin to Pin Skew LH/HL Data to Output									ns
t _{pv} (Note 2)	Device to Device Skew LH/HL Data to Output									ns

Note 1: Skew is defined as the absolute value of the difference between the actual propagation delays for any two separate outputs of the same device. The specification applies to any outputs switching HIGH to LOW (t_{OSHL}), LOW to HIGH (t_{OSLH}), or any combination switching LOW to HIGH and/or HIGH to LOW (t_{OST}).

Note 2: Propagation delay variation for a given set of conditions (i.e., temperature and V_{CC}) from device to device.

Note 3: This specification is guaranteed but not tested. The limits apply to propagation delays for all paths described switching in phase (i.e., all low-to-high, high-to-low, etc.).


Note 4: This specification is guaranteed but not tested. The limits represent propagation delays with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load. This specification pertains to single output switching only.

Capacitance

Symbol	Parameter	Typ	Units	Conditions
C _{IN}	Input Capacitance	8.8	pF	V _{CC} = 5.0V
C _{OUT}	Output Pin Capacitance	13.6	pF	V _{CC} = 5.0V

Ordering Information


The device number is used to form part of a simplified purchasing code where a package type and temperature range are defined as follows:




Physical Dimensions inches (millimeters)

NATIONAL SEMICOND (LOGIC)


T-52-07




Top View



Side View




Bottom View



Detail A


20-Terminal Ceramic Leadless Chip Carrier (L)
NS Package Number E20A

E20A (REV C)


20-Lead Ceramic Dual-In-Line Package (D)
NS Package Number J20A

J20A (REV A)

T-52-07



20-Lead Small Outline Integrated Circuit (S)
NS Package Number M20B




20-Lead Plastic Dual-In-Line Package (P)
NS Package Number N20B

Physical Dimensions inches (millimeters) (Continued)

Lit # 114631

NATIONAL SEMICONDUCTOR (LOGIC)

T-52-07



20-Lead Ceramic Flatpak (F)
NS Package Number W20A

W20A (REV D)

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation
2900 Semiconductor Drive
P.O. Box 58090
Santa Clara, CA 95052-8090
Tel: (408) 272-9959
TWX: (310) 339-9240

National Semiconductor GmbH
Industriestrasse 10
D-8080 Furstenfeldbruck
West Germany
Tel: (0-81-41) 103-0
Telex: 527-649
Fax: (08141) 103554

National Semiconductor Japan Ltd.
Sensoko Bldg. 5F
4-15 Nishi Shinjuku
Shinjuku-Ku,
Tokyo 160, Japan
Tel: 3-299-7001
Fax: 3-299-7000

National Semiconductor Hong Kong Ltd.
Suite 613, 5th Floor
Chinachem Golden Plaza,
77 Mody Road, Tsimshatsui East,
Kowloon, Hong Kong
Tel: 3-7231290
Telex: 52999 NSSEA HX
Fax: 3-3112536

National Semicondutores Do Brasil Ltda.
Av. Brig. Faria Lima, 1383
6.0 Andor-Conj. 62
01451 Sao Paulo, SP, Brasil
Tel: (55/11) 212-5066
Fax: (55/11) 211-1181 NSBR BR

National Semiconductor (Australia) Pty. Ltd.
1st Floor, 441 St. Kilda Rd.
Melbourne, 3004
Victoria, Australia
Tel: (61) 3-267-5000
Fax: 61-3-2677458

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.