

74F112 Dual JK Negative Edge-Triggered Flip-Flop

General Description

The 'F112 contains two independent, high-speed JK flip-flops with Direct Set and Clear inputs. Synchronous state changes are initiated by the falling edge of the clock. Triggering occurs at a voltage level of the clock and is not directly related to the transition time. The J and K inputs can change when the clock is in either state without affecting the flip-flop, provided that they are in the desired state during the recommended setup and hold times relative to the falling edge of the clock. A LOW signal on \bar{S}_D or \bar{C}_D prevents clocking and forces Q or \bar{Q} HIGH, respectively. Simultaneous LOW signals on \bar{S}_D and \bar{C}_D makes both Q and \bar{Q} HIGH.

Asynchronous Inputs:

- LOW input to \bar{S}_D sets Q to HIGH level
- LOW input to \bar{C}_D sets Q to LOW level
- Clear and Set are independent of clock
- Simultaneous LOW on \bar{C}_D and \bar{S}_D makes both Q and \bar{Q} HIGH

Features


- Guaranteed 4000V minimum ESD protection

Ordering Code: See Section 11


Commercial	Package Number	Package Description
74F112PC	N16E	16-Lead (0.300" Wide) Molded Dual-In-Line
74F112SC (Note 1)	M16A	16-Lead (0.150" Wide) Molded Small Outline, JEDEC
74F112SJ (Note 1)	M16D	16-Lead (0.300" Wide) Molded Small Outline, EIAJ

Note 1: Devices also available in 13" reel. Use suffix = SCX and SJX.

Logic Symbols




TL/F/9472-3



TL/F/9472-4


IEEE/IEC



TL/F/9472-6

Connection Diagram

Pin Assignment for SOIC



TL/F/9472-1

Unit Loading/Fan Out: See Section 2 for U.L. definitions

Pin Names	Description	74F	
		U.L. HIGH/LOW	Input I_{IH}/I_{IL} Output I_{OH}/I_{OL}
J ₁ , J ₂ , K ₁ , K ₂	Data Inputs	1.0/1.0	20 μ A / -0.6 mA
\bar{CP}_1, \bar{CP}_2	Clock Pulse Inputs (Active Falling Edge)	1.0/4.0	20 μ A / -2.4 mA
$\bar{C}_{D1}, \bar{C}_{D2}$	Direct Clear Inputs (Active LOW)	1.0/5.0	20 μ A / -3.0 mA
$\bar{S}_{D1}, \bar{S}_{D2}$	Direct Set Inputs (Active LOW)	1.0/5.0	20 μ A / -3.0 mA
Q ₁ , Q ₂ , \bar{Q}_1, \bar{Q}_2	Outputs	50/33.3	-1 mA/20 mA

Truth Table

Inputs					Outputs	
\bar{S}_D	\bar{C}_D	\bar{CP}	J	K	Q	\bar{Q}
L	H	X	X	X	H	L
H	L	X	X	X	L	H
L	L	X	X	X	H	H
H	H	/	h	h	\bar{Q}_0	Q_0
H	H	/	l	h	L	H
H	H	/	h	l	H	L
H	H	/	l	l	Q_0	\bar{Q}_0

H(h) = HIGH Voltage Level


L(l) = LOW Voltage Level

X = Immaterial

/ = HIGH-to-LOW Clock Transition

 $Q_0(\bar{Q}_0)$ = Before HIGH-to-LOW Transition of Clock

Lower case letters indicate the state of the referenced input or output one setup time prior to the HIGH-to-LOW clock transition.

Logic Diagram (One Half Shown)


TL/F/9472-5

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings (Note 1)

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias Plastic	-55°C to +175°C -55°C to +150°C
V _{CC} Pin Potential to Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output in HIGH State (with V _{CC} = 0V)	-0.5V to V _{CC}
Standard Output	-0.5V to +5.5V
TRI-STATE® Output	-0.5V to +5.5V
Current Applied to Output in LOW State (Max)	twice the rated I _{OL} (mA)

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

Recommended Operating Conditions

Free Air Ambient Temperature Commercial	0°C to +70°C
Supply Voltage Commercial	+4.5V to +5.5V

DC Electrical Characteristics

Symbol	Parameter	74F			Units	V _{CC}	Conditions
		Min	Typ	Max			
V _{IH}	Input HIGH Voltage	2.0			V		Recognized as a HIGH Signal
V _{IL}	Input LOW Voltage			0.8	V		Recognized as a LOW Signal
V _{CD}	Input Clamp Diode Voltage			-1.2	V	Min	I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage 74F 10% V _{CC} 74F 5% V _{CC}	2.5			V	Min	I _{OH} = -1 mA I _{OH} = -1 mA
V _{OL}	Output LOW Voltage 74F 10% V _{CC}			0.5	V	Min	I _{OL} = 20 mA
I _{IH}	Input HIGH Current 74F			5.0	μA	Max	V _{IN} = 2.7V
I _{BVI}	Input HIGH Current Breakdown Test 74F			7.0	μA	Max	V _{IN} = 7.0V
I _{CEx}	Output HIGH Leakage Current 74F			50	μA	Max	V _{OUT} = V _{CC}
V _{ID}	Input Leakage Test 74F	4.75			V	0.0	I _{ID} = 1.9 μA All other pins grounded
I _{OD}	Output Leakage Circuit Current 74F			3.75	μA	0.0	V _{IOD} = 150 mV All other pins grounded
I _{IL}	Input LOW Current			-0.6 -2.4 -3.0	mA	Max	V _{IN} = 0.5V (J _n , K _n) V _{IN} = 0.5V (C _{Pn}) V _{IN} = 0.5V (C _{Dn} , S _{Dn})
I _{OS}	Output Short-Circuit Current	-60	-150		mA	Max	V _{OUT} = 0V
I _{CCH}	Power Supply Current		12	19	mA	Max	V _O = HIGH
I _{CCL}	Power Supply Current		12	19	mA	Max	V _O = LOW

AC Electrical Characteristics: See Section 2 for Waveforms and Load Configurations

Symbol	Parameter	74F			74F		Units	Fig. No.		
		$T_A = +25^\circ C$ $V_{CC} = +5.0V$ $C_L = 50 pF$			$T_A, V_{CC} = Com$ $C_L = 50 pF$					
		Min	Typ	Max	Min	Max				
f_{max}	Maximum Clock Frequency	85	105		80		MHz	2-1		
t_{PLH} t_{PHL}	Propagation Delay \overline{CP}_n to Q_n or \overline{Q}_n	2.0 2.0	5.0 5.0	6.5 6.5	2.0 2.0	7.5 7.5	ns	2-3		
t_{PLH} t_{PHL}	Propagation Delay \overline{CD}_n , \overline{SD}_n to \overline{Q}_n , \overline{Q}_n	2.0 2.0	4.5 4.5	6.5 6.5	2.0 2.0	7.5 7.5	ns	2-3		

AC Operating Requirements: See Section 2 for Waveforms

Symbol	Parameter	74F		74F		Units	Fig. No.		
		$T_A = +25^\circ C$ $V_{CC} = +5.0V$		$T_A, V_{CC} = Com$					
		Min	Max	Min	Max				
$t_s(H)$ $t_s(L)$	Setup Time, HIGH or LOW J_n or K_n to \overline{CP}_n	4.0 3.0		5.0 3.5		ns	2-6		
$t_h(H)$ $t_h(L)$	Hold Time, HIGH or LOW J_n or K_n to \overline{CP}_n	0 0		0 0					
$t_w(H)$ $t_w(L)$	\overline{CP} Pulse Width HIGH or LOW	4.5 4.5		5.0 5.0		ns	2-4		
$t_w(L)$	Pulse Width, LOW \overline{CD}_n or \overline{SD}_n	4.5		5.0		ns	2-4		
t_{rec}	Recovery Time \overline{SD}_n , \overline{CD}_n to \overline{CP}	4.0		5.0		ns	2-6		