

74FR543

Octal Latched Transceiver with TRI-STATE® Outputs

General Description

The 'FR543 octal transceiver contains two sets of D-type latches for temporary storage of data flowing in either direction. Separate Latch Enable and Output Enable inputs are provided for each register to permit independent control of inputting and outputting in either direction of data flow. Both the A and B outputs will source 15 mA and sink 64 mA.

Features


- Functionally equivalent to 'F543
- Back-to-back registers for storage
- Bidirectional data path
- A and B outputs have current sourcing capability of 15 mA and current sinking capability of 64 mA
- Separate controls for data flow in each direction
- Guaranteed pin-to-pin skew
- Guaranteed 4000V minimum ESD protection

Ordering Code: See Section 11

Commercial	Package Number	Package Description
74FR543SPC	N24C	24-Lead (0.300" Wide) Molded Dual-In-Line
74FR543SC (Note 1)	M24B	24-Lead (0.300" Wide) Molded Small Outline, JEDEC


Note 1: Devices also available in 13" reel. Use suffix = SCX.

Logic Symbol



Connection Diagram

Pin Assignment for
DIP and SOIC



TL/F/10902-2

Pin Descriptions

Pin Names	Description
OEAB, OEBAB	Output Enable Inputs
LEAB, LEBA	Latch Enable Inputs
CEAB, CEBA	Chip Enable Inputs
A ₀ -A ₇	Side A Inputs or TRI-STATE Outputs
B ₀ -B ₇	Side B Inputs or TRI-STATE Outputs

Functional Description

The 'FR543 contains two sets of D-type latches, with separate input and output controls for each. For data flow from A to B, for example, the A to B Enable (\overline{CEAB}) input must be low in order to enter data from the A port or take data from the B port as indicated in the Data I/O Control Table. With \overline{CEAB} low, a low signal on (\overline{LEAB}) input makes the A to B latches transparent; a subsequent low to high transition of the \overline{LEAB} line puts the A latches in the storage mode and their outputs no longer change with the A inputs. With \overline{CEAB} and \overline{OEAB} both low, the B output buffers are active and reflect the data present on the output of the A latches. Control of data flow from B to A is similar, but using the \overline{CEBA} , \overline{LEBA} and \overline{OEBA} .

Data I/O Control Table


Inputs			Latch Status	Output Buffers
\overline{CEAB}	\overline{LEAB}	\overline{OEAB}		
H	X	X	Latched	High Z
X	H	X	Latched	—
L	L	X	Transparent	—
X	X	H	—	High Z
L	X	L	—	Driving

H = High Voltage Level

L = Low Voltage Level

X = Immaterial

Logic Diagram



TL/F/10902-3

AC Electrical Characteristics: See Section 2 for Waveforms and Load Configurations

Symbol	Parameter	74FR			54FR		Units	Fig. No.		
		$T_A = +25^\circ C$ $V_{CC} = +5.0V$ $C_L = 50 \text{ pF}$			$T_A = \text{Comm}$ $V_{CC} = \text{Comm}$ $C_L = 50 \text{ pF}$					
		Min	Typ	Max	Min	Max				
t_{PLH}	Propagation Delay A_n to B_n or B_n to A_n	1.3	3.0	4.7	1.3	4.7	ns	2-3		
t_{PHL}		1.3	2.6	4.7	1.3	4.7	ns	2-3		
t_{PLH}	Propagation Delay LEAB to B, LEBA to A	2.3	5.7	8.5	2.3	8.5	ns	2-3		
t_{PHL}		2.3	4.0	8.5	2.3	8.5	ns	2-3		
t_{PZH}	Output Enable Time	2.3	4.3	7.4	2.3	7.4	ns	2-5		
t_{PZL}		2.3	4.9	7.4	2.3	7.4	ns	2-5		
t_{PHZ}	Output Disable Time	1.6	3.9	7.0	1.6	7.0	ns	2-5		
t_{PLZ}		1.6	3.5	7.0	1.6	7.0	ns	2-5		

AC Operating Requirements: See Section 2 for Waveforms and Load Configurations

Symbol	Parameter	74FR			54FR		Units	Fig. No.		
		$T_A = +25^\circ C$ $V_{CC} = +5.0V$ $C_L = 50 \text{ pF}$			$T_A = \text{Comm}$ $V_{CC} = \text{Comm}$ $C_L = 50 \text{ pF}$					
		Min	Typ	Max	Min	Max				
$t_s(H)$	Setup Time, High or Low D_n to LE	2.5	0.5		2.5		ns	2-6		
$t_s(L)$		2.5	0.1		2.5		ns	2-6		
$t_h(H)$	Hold Time, High or Low D_n to LE	2.0	0.0		2.0		ns	2-6		
$t_h(L)$		2.0	-0.6		2.0		ns	2-6		
$t_w(H)$	LE Pulse Width High	6.0	3.6		6.0		ns	2-4		

6501122 0082749 842 ■ 8-23 ■

Extended AC Characteristics: See Section 2 for Waveforms and Load Configurations

Symbol	Parameter	74FR		54FR		Units	Fig. No.		
		$T_A = \text{Comm}$ $V_{CC} = \text{Comm}$ $C_L = 50 \text{ pF}$ Eight Outputs Switching (Note 2)		$T_A = \text{Comm}$ $V_{CC} = \text{Comm}$ $C_L = 250 \text{ pF}$ (Note 3)					
		Min	Max	Min	Max				
t_{PLH}	Propagation Delay A_n to B_n or B_n to A_n	1.3	6.3	3.2	8.7	ns	2-3		
t_{PHL}	Propagation Delay $LEAB$ to B , $LEBA$ to A	2.3	10.2	4.2	12.8	ns	2-3		
t_{PZH}	Output Enable Time	2.3	11.1			ns	2-5		
t_{PLZ}		2.3	11.1			ns	2-5		
t_{PHZ}	Output Disable Time	1.6	7.2			ns	2-5		
t_{PLZ}		1.6	7.2			ns	2-5		
t_{OSHL} (Note 1)	Pin to Pin Skew for HL Transitions		1.2			ns			
t_{OSLH} (Note 1)	Pin to Pin Skew for LH Transitions		1.0			ns			
t_{OST} (Note 1)	Pin to Pin Skew for HL/LH Transitions		3.1			ns			

Note 1: Skew is defined as the absolute value of the difference between the actual propagation delays for any two outputs of the same device. The specification applies to any outputs switching high to low, (t_{OSHL}), low to high, (t_{OSLH}), or high to low and/or low to high, (t_{OST}). Specifications guaranteed with all outputs switching in phase.

Note 2: This specification is guaranteed but not tested. The limits apply to propagation delays for all paths described switching in phase, i.e., all low-to-high, high-to-low, TRI-STATE-to-high, etc.

Note 3: These specifications guaranteed but not tested. The limits represent propagation delays with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load. This specification pertains to single output switching only.