



T-52-30-13

74FCT543A

Octal Registered Transceiver

General Description

The FCT543A octal transceiver contains two sets of D-type latches for temporary storage of data flowing in either direction. Separate Latch Enable and Output Enable inputs are provided for each register to permit independent control of inputting and outputting in either direction of data flow.

FACT™ FCTA utilizes NSC quiet series technology to provide improved quiet output switching and dynamic threshold performance.


FACT FCTA features undershoot correction and split ground bus for superior performance.

Features


- NSC 74FCT543A is pin and functionally equivalent to IDT 74FCT543A
- Speed controls for data flow in each direction
- Back to back latched transceiver
- Input clamp diodes to limit bus reflections
- TTL/CMOS input and output level compatible
- $I_{OL} = 64 \text{ mA}$
- CMOS power levels
- 4 kV minimum ESD immunity

Ordering Code: See Section 8

Logic Symbols




TL/F/10667-1



TL/F/10667-2

Connection Diagram



TL/F/10667-3

Pin Names	Description
OEAB	A-to-B Output Enable Input (Active LOW)
OEBA	B-to-A Output Enable Input (Active LOW)
CEAB	A-to-B Enable Input (Active LOW)
CEBA	B-to-A Enable Input (Active LOW)
LEAB	A-to-B Latch Enable Input (Active LOW)
LEBA	B-to-A Latch Enable Input (Active LOW)
A_0-A_7	A-to-B Data Inputs or B-to-A TRI-STATE® Outputs
B_0-B_7	B-to-A Data Inputs or A-to-B TRI-STATE Outputs

543A

Functional Description

The FCT543A contains two sets of eight D-type latches, with separate input and output controls for each set. For data flow from A to B, for example, the A-to-B Enable (CEAB) input must be LOW in order to enter data from A_0 - A_7 or take data from B_0 - B_7 , as indicated in the Data I/O Control Table. With CEAB LOW, a LOW signal on the A-to-B Latch Enable (LEAB) input makes the A-to-B latches transparent; a subsequent LOW-to-HIGH transition of the LEAB signal puts the A latches in the storage mode and their outputs no longer change with the A inputs. With CEAB and OEAB both LOW, the TRI-STATE B output buffers are active and reflect the data present at the output of the A latches. Control of data flow from B to A is similar, but using the CEBA, LEBA and OEBA inputs.

Data I/O Control Table

Input	Latch Status			Output Buffers
CEAB	LEAB	OEAB		
H	X	X	Latched	High Z
X	H	X	Latched	—
L	L	X	Transparent	—
X	X	H	—	High Z
L	X	L	—	Driving


H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

A-to-B data flow shown; B-to-A flow control
is the same, except using CEBA, LEB and OEBA

Logic Diagram



TL/F/10667-5

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Terminal Voltage with Respect to GND (V_{TERM})
74FCTA -0.5V to +7.0V

Temperature under Bias (T_{BIAS})
74FCTA -55°C to +125°C

Storage Temperature (T_{STG})
74FCTA -55°C to +125°C

DC Output Current (I_{OUT}) 120 mA

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. Exposure to absolute maximum rating conditions for extended periods may affect reliability. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables.

Recommended Operating ConditionsSupply Voltage (V_{CC})

74FCTA 4.75V to 5.25V

Input Voltage 0V to V_{CC} Output Voltage 0V to V_{CC} Operating Temperature (T_A)
74FCTA 0°C to +70°CJunction Temperature (T_J)
PDIP 140°C

Note: All commercial packaging is not recommended for applications requiring greater than 2000 temperature cycles from -40°C to +125°C.

DC Characteristics for 'FCTA Family Device

Typical values are at $V_{CC} = 5.0V$, 25°C ambient and maximum loading. For test conditions shown as Max, use the value specified for the appropriate device type: Com: $V_{CC} = 5.0V \pm 5\%$, $T_A = 0^\circ C$ to +70°C; $V_{HC} = V_{CC} - 0.2V$

Symbol	Parameter	74FCTA			Units	Conditions
		Min	Typ	Max		
V_{IH}	Minimum High Level Input Voltage	2.0			V	
V_{IL}	Maximum Low Level Input Voltage		0.8		V	
I_{IH}	Input Current (Except I/O Pins)	5.0 5.0			μA	$V_{CC} = \text{Max}$ $V_I = V_{CC}$ $V_I = 2.7V$ (Note 2)
I_{IL}	Input Low Current (Except I/O Pins)	-5.0 -5.0			μA	$V_{CC} = \text{Max}$ $V_I = 0.5V$ (Note 2) $V_I = \text{GND}$
I_{IH}	Input High Currents (I/O Pins)	15 15			μA	$V_{CC} = \text{Max}$ $V_I = V_{CC}$ $V_I = 2.7V$ (Note 2)
I_{IL}	Input Low Currents (I/O Pins)	-15 -15			μA	$V_{CC} = \text{Max}$ $V_I = 0.5V$ (Note 2) $V_I = \text{GND}$
V_{IK}	Clamp Diode Voltage	-0.7	-1.2		V	$V_{CC} = \text{Min}; I_N = -18mA$
I_{OS}	Short Circuit Current	-60	-120		mA	$V_{CC} = \text{Max}$ (Note 1); $V_O = \text{GND}$
V_{OH}	Minimum High Level Output Voltage	2.8	3.0		V	$V_{CC} = 3V; V_{IN} = 0.2V$ or V_{HC} ; $I_{OH} = -32\mu A$
		V_{HC} 2.4	V_{CC} 4.3			$V_{CC} = \text{Min}$ $V_{IN} = V_{IH}$ or V_{IL} $I_{OH} = -300\mu A$ $I_{OH} = -15mA$
V_{OL}	Maximum Low Level Output Voltage	GND	0.2		V	$V_{CC} = 3V; V_{IN} = 0.2V$ or V_{HC} ; $I_{OL} = 300\mu A$
		GND 0.3	0.2 0.55			$V_{CC} = \text{Min}$ $V_{IN} = V_{IL}$ or V_{IL} $I_{OL} = 300\mu A$ $I_{OL} = 64mA$
I_{CC}	Maximum Quiescent Supply Current	0.001	1.5	mA		$V_{CC} = \text{Max}$ $V_{IN} \geq V_{HC}$, $V_{IN} \leq 0.2V$ $f_I = 0$

543A

DC Characteristics for 'FCTA Family Device (Continued)

Typical values are at $V_{CC} = 5.0V$, $25^\circ C$ ambient and maximum loading. For test conditions shown as Max, use the value specified for the appropriate device type: Com: $V_{CC} = 5.0V \pm 5\%$, $T_A = 0^\circ C$ to $+70^\circ C$; $V_{HC} = V_{CC} - 0.2V$

Symbol	Parameter	74FCTA			Units	Conditions
		Min	Typ	Max		
ΔI_{CC}	Quiescent Supply Current; TTL Inputs HIGH		0.5	2.0	mA	$V_{CC} = \text{Max}$ $V_{IN} = 3.4V$ (Note 3)
I_{CCD}	Dynamic Power Supply Current (Note 4)		0.25	0.55	mA/MHz	$V_{CC} = \text{Max}$ Outputs Open $CEAB \& OEAB = GND$ $CEBA = V_{CC}$ One Input Toggling 50% Duty Cycle
I_C	Total Power Supply Current (Note 6)		1.5	4.0	mA	$V_{CC} = \text{Max}$ Outputs Open $f_{CP} = 10 \text{ MHz}$ 50% Duty Cycle $CEAB \& OEAB = GND$ $CEBA = V_{CC}$ $f_{CP} = LEAB = 10 \text{ MHz}$ One Bit Toggling at $f_i = 5 \text{ MHz}$ 50% Duty Cycle
			1.8	6.0		$V_{IN} \geq V_{HC}$ $V_{IN} \leq 0.2V$
			3.0	16.5		$V_{IN} = 3.4V$ $V_{IN} = GND$
			5.0	21.75		$V_{IN} \geq V_{HC}$ $V_{IN} \leq 0.2V$
						(Note 5) $V_{CC} = \text{Max}$ Outputs Open $f_{CP} = 10 \text{ MHz}$ 50% Duty Cycle $CEAB \& OEAB = GND$ $CEBA = V_{CC}$ $f_{CP} = LEAB = 10 \text{ MHz}$ Eight Bits Toggling at $f_i = 5 \text{ MHz}$ 50% Duty Cycle
						$V_{IN} = 3.4$ $V_{IN} = GND$

Note 1: Maximum test duration not to exceed one second, not more than one output shorted at one time.

Note 2: This parameter guaranteed but not tested.

Note 3: Per TTL driven input ($V_{IN} = 3.4V$; all other inputs at V_{CC} or GND)

Note 4: This parameter is not directly testable, but is derived for use in Total Power Supply calculations.

Note 5: Values for these conditions are examples of the I_{CC} formula. These limits are guaranteed but not tested.

Note 6: $I_C = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}$

$$I_C = I_{CC} + \Delta I_{CC} D_H N_T + I_{CCD} (f_{CP}/2 + f_i N_i)$$

I_{CC} = Quiescent Current

ΔI_{CC} = Power Supply Current for a TTL High Input ($V_{IN} = 3.4V$)

D_H = Duty Cycle for TTL Inputs High

N_T = Number of Inputs at D_H

I_{CCD} = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)

f_{CP} = Clock Frequency for Register Devices (Zero for Non-Register Devices)

f_i = Input Frequency

N_i = Number of Inputs at f_i

All currents are in millamps and all frequencies are in megahertz.

AC Electrical Characteristics: See Section 2 for Waveforms

Symbol	Parameter	74FCTA	74FCTA	Units	Fig. No.		
		TA = + 25°C VCC = 5.0V					
		Typ	Min (Note) Max				
tPLH tPHL	Propagation Delay Transparent Mode An to Bn or Bn to An	3.5	1.5 6.5	ns	2-8		
tPLH tPHL	Propagation Delay LEBA to An, LEAB to Bn	4.0	1.5 8	ns	2-8		
tPZH tPZL	Output Enable Time OEBA or OEAB to An or Bn CEBA or CEAB to An or Bn	5.0	2 9	ns	2-11		
tPHZ tPLZ	Output Disable Time OEBA or OEAB to An or Bn CEBA or CEAB to An or Bn	4.5	2 7.5	ns	2-11		
tSU	Set Up Time High or Low An or Bn to LEBA or LEAB	1.0	2	ns	2-10		
tH	Hold Time	1.0	2	ns	2-10		

Note: Minimum propagation delays are guaranteed but not listed.

Capacitance TA = + 25°C, f = 1.0 MHz

Symbol	Parameter (Note)	Typ	Max	Units	Conditions
CIN	Input Capacitance	6	10	pF	VIN = 0V
COUT	Output Capacitance	8	12	pF	VOUT = 0V

Note: This parameter is measured at characterization but not tested.