

825A



T-46-07-11

## 74FCT825A 8-Bit D Flip-Flop

### General Description

The 'FCT825A is an 8-bit buffered register. It features Clock Enable and Clear which are ideal for parity bus interfacing in high performance microprogramming systems. Also included are multiple enables that allow multi-use control of the interface.

FACT™ FCTA utilizes NSC quiet series technology to provide improved quiet output switching and dynamic threshold performance.


FACT FCTA features GTOTM output control and undershoot corrector in addition to a split ground bus for superior performance.

### Features


- NSC 74FCT825A is pin and functionally equivalent to IDT 74FCT825A
- High-speed parallel registers with positive edge-triggered D-type flip flops
- Buffered common clock enable (EN) and asynchronous Clear input (CLR)
- Input clamp diodes to limit bus reflections
- TTL/CMOS input and output level compatible
- $I_{OL} = 48 \text{ mA}$  (Com)
- CMOS power levels
- 4 kV minimum ESD immunity

**Ordering Code:** See Section 8

### Logic Symbols




TL/F/10679-1



TL/F/10679-2

### Connection Diagram

Pin Assignment  
for DIP, Flatpak and SOIC



TL/F/10679-3

Pin Names	Description
$D_0-D_7$	Data Inputs
$O_0-O_7$	Data Outputs
$\bar{OE}_1, \bar{OE}_2, \bar{OE}_3$	Output Enables
EN	Clock Enable
CLR	Clear
CP	Clock Input

## Functional Description

The 'FCT825A consists of eight D-type edge-triggered flip-flops. These devices have TRI-STATE® outputs for bus systems, organized in a broadside pinning. In addition to the clock and output enable pins, the buffered clock (CP) and buffered Output Enable ( $\overline{OE}$ ) are common to all flip-flops. The flip-flops will store the state of their individual D inputs that meet the setup and hold time requirements on the LOW-to-HIGH CP transition. With  $\overline{OE}_1$ ,  $\overline{OE}_2$  and  $\overline{OE}_3$  LOW, the contents of the flip-flops are available at the outputs. When one of  $\overline{OE}_1$ ,  $\overline{OE}_2$  or  $\overline{OE}_3$  is HIGH, the outputs go to the high impedance state.

Operation of the  $\overline{OE}$  input does not affect the state of the flip-flops. The 'FCT825A has Clear (CLR) and Clock Enable (EN) pins. These pins are ideal for parity bus interfacing in high performance systems.

When CLR is LOW and  $\overline{OE}$  is LOW, the outputs are LOW. When CLR is HIGH, data can be entered into the flip-flops. When EN is LOW, data on the inputs is transferred to the outputs on the LOW-to-HIGH clock transition. When EN is HIGH, the outputs do not change state, regardless of the data or clock input transitions.

Function Table

Inputs					Internal	Output	Function
$\overline{OE}$	CLR	EN	CP	$D_n$	Q	O	
H	X	L	/	L	L	Z	High-Z
H	X	L	/	H	H	Z	High-Z
H	L	X	X	X	L	Z	Clear
L	L	X	X	X	L	L	Clear
H	H	H	X	X	NC	Z	Hold
L	H	H	X	X	NC	NC	Hold
H	H	L	/	L	L	Z	Load
H	H	L	/	H	H	Z	Load
L	H	L	/	L	L	L	Load
L	H	L	/	H	H	H	Load

H = HIGH Voltage Level

L = LOW Voltage Level


X = Immortal

Z = High Impedance

/ = LOW-to-HIGH Transition

NC = No Change

## Logic Diagram



TL/F/10679-5

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

**Absolute Maximum Ratings** (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Terminal Voltage with Respect to GND (V <sub>TERM</sub> ) 74FCTA	-0.5V to 7.0V
Temperature Under Bias (T <sub>BIAS</sub> ) 74FCTA	-55°C to +125°C
Storage Temperature (T <sub>STG</sub> ) 74FCTA	-55°C to +125°C
Power Dissipation (P <sub>T</sub> )	0.5W
DC Output Current (I <sub>OUT</sub> )	120 mA

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. Exposure to absolute maximum rating conditions for extended periods may affect reliability. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables.

**Recommended Operating Conditions**

Supply Voltage (V <sub>CC</sub> ) 74FCTA	4.75V to 5.25V
Input Voltage	0V to V <sub>CC</sub>
Output Voltage	0V to V <sub>CC</sub>
Operating Temperature (T <sub>A</sub> ) 74FCTA	0°C to +70°C
Junction Temperature (T <sub>J</sub> ) PDIP	140°C

Note: Plastic DIP packaging is not recommended for applications requiring greater than 2000 temperature cycles from -40°C to 125°C.

**DC Characteristics for 'FCTA Family Devices**

Typical values are at V<sub>CC</sub> = 5.0V, 25°C ambient and maximum loading. For test conditions shown as Max, use the value specified for the appropriate device type: Com: V<sub>CC</sub> = 5.0V ± 5%, T<sub>A</sub> = 0°C to +70°C; V<sub>H</sub>C = V<sub>CC</sub> - 0.2V.

Symbol	Parameter	74FCTA			Units	Conditions
		Min	Typ	Max		
V <sub>IH</sub>	Minimum High Level Input Voltage	2.0			V	
V <sub>IL</sub>	Maximum Low Level Input Voltage		0.8		V	
I <sub>IH</sub>	Input High Current		5.0 5.0		μA	V <sub>CC</sub> = Max V <sub>I</sub> = V <sub>CC</sub> V <sub>I</sub> = 2.7V (Note 2)
I <sub>IL</sub>	Input Low Current		-5.0 -5.0		μA	V <sub>CC</sub> = Max V <sub>I</sub> = 0.5V (Note 2) V <sub>I</sub> = GND
I <sub>OZ</sub>	Maximum TRI-STATE Current		10.0 10.0 -10.0 -10.0		μA	V <sub>CC</sub> = Max V <sub>O</sub> = V <sub>CC</sub> V <sub>O</sub> = 2.7V (Note 2) V <sub>O</sub> = 0.5V (Note 2) V <sub>O</sub> = GND
V <sub>IK</sub>	Clamp Diode Voltage	-0.7	-1.2		V	V <sub>CC</sub> = Min; I <sub>N</sub> = -18 mA
I <sub>OS</sub>	Short Circuit Current	-75	-120		mA	V <sub>CC</sub> = Max (Note 1); V <sub>O</sub> = GND
V <sub>OH</sub>	Minimum High Level Output Voltage	2.8 V <sub>H</sub> C 2.4 2.4	3.0 V <sub>CC</sub> 4.3 4.3		V	V <sub>CC</sub> = 3V; V <sub>IN</sub> = 0.2V or V <sub>H</sub> C; I <sub>OH</sub> = -32 μA V <sub>CC</sub> = Min V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> I <sub>OH</sub> = -300 μA I <sub>OH</sub> = -24 mA (Com)
V <sub>OL</sub>	Maximum Low Level Output Voltage		GND GND 0.3 0.3	0.2 0.2 0.5 0.5	V	V <sub>CC</sub> = 3V; V <sub>IN</sub> = 0.2V or V <sub>H</sub> C; I <sub>OL</sub> = 300 μA V <sub>CC</sub> = Min V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> I <sub>OL</sub> = 300 μA I <sub>OL</sub> = 48 mA (Com)
I <sub>CC</sub>	Maximum Quiescent Supply Current		0.001	1.5	mA	V <sub>CC</sub> = Max V <sub>IN</sub> ≥ V <sub>H</sub> C, V <sub>IN</sub> ≤ 0.2V f <sub>1</sub> = f <sub>CP</sub> = 0
ΔI <sub>CC</sub>	Quiescent Supply Current; TTL Inputs HIGH		0.5	2.0	mA	V <sub>CC</sub> = Max V <sub>IN</sub> = 3.4V (Note 3)
I <sub>CCD</sub>	Dynamic Power Supply Current (Note 4)			0.35	mA/MHz	V <sub>CC</sub> = Max Outputs Open OE = GND One Bit Toggling 50% Duty Cycle V <sub>IN</sub> ≥ V <sub>H</sub> C V <sub>IN</sub> ≤ 0.2V

**DC Characteristics for 'FCTA Family Devices**

Typical values are at  $V_{CC} = 5.0V$ ,  $25^\circ C$  ambient and maximum loading. For test conditions shown as Max, use the value specified for the appropriate device type: Com:  $V_{CC} = 5.0V \pm 5\%$ ,  $T_A = 0^\circ C$  to  $+70^\circ C$ ;  $V_{HC} = V_{CC} - 0.2V$ . (Continued)

Symbol	Parameter	74FCTA			Units	Conditions		
		Min	Typ	Max				
$I_C$	Total Power Supply Current (Note 6)	4.0	mA	6.0		$V_{CC} = \text{Max}$ Outputs Open $f_{CP} = 10 \text{ MHz}$ $\bar{OE} = \text{GND}$ $f_I = 5 \text{ MHz}$ One Bit Toggling 50% Duty Cycle	$V_{IN} \geq V_{HC}$ $V_{IN} \leq 0.2V$	
						(Note 5) $V_{CC} = \text{Max}$ Outputs Open $f_{CP} = 10 \text{ MHz}$ $OE = EN = \text{GND}$ $f_I = 2.5 \text{ MHz}$ Eight Bits Toggling 50% Duty Cycle	$V_{IN} = 3.4V$ $V_{IN} = \text{GND}$	
		11.0				(Note 5) $V_{CC} = \text{Max}$ Outputs Open $f_{CP} = 10 \text{ MHz}$ $OE = EN = \text{GND}$ $f_I = 2.5 \text{ MHz}$ Eight Bits Toggling 50% Duty Cycle	$V_{IN} \geq V_{HC}$ $V_{IN} \leq 0.2V$	
		16.8		$V_{IN} = 3.4V$ $V_{IN} = \text{GND}$				

Note 1: Maximum test duration not to exceed one second, not more than one output shorted at one time.

Note 2: This parameter guaranteed but not tested.

Note 3: Per TTL driven input ( $V_{IN} = 3.4V$ ); all other inputs at  $V_{CC}$  or GND.

Note 4: This parameter is not directly testable, but is derived for use in Total Power Supply calculations.

Note 5: Values for these conditions are examples of the  $I_{CC}$  formula. These limits are guaranteed but not tested.

Note 6:  $I_C = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}$

$$I_C = I_{CC} + \Delta I_{CC} D_H N_T + I_{CCD} (f_{CP}/2 + F_I N_I)$$

$I_{CC}$  = Quiescent Current

$\Delta I_{CC}$  = Power Supply Current for a TTL High Input ( $V_{IN} = 3.4V$ )

$D_H$  = Duty Cycle for TTL Inputs High

$N_T$  = Number of Inputs at  $D_H$

$I_{CCD}$  = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)

$f_{CP}$  = Clock Frequency for Register Devices (Zero for Non-Register Devices)

$f_I$  = Input Frequency

$N_I$  = Number of Inputs at  $f_I$

All currents are in millamps and all frequencies are in megahertz.

**AC Electrical Characteristics:** See Section 2 for Waveforms

Symbol	Parameter	Test Conditions	74FCTA		Units	Fig. No.		
			TA, VCC = Com					
			Min	Max				
tPLH tPHL	Propagation Delay Clock to O <sub>n</sub> (OE = Low)	C <sub>L</sub> = 50 pF R <sub>L</sub> = 500Ω		10.0	ns	2-9		
		C <sub>L</sub> = 300 pF (Note 1) R <sub>L</sub> = 500Ω		20.0	ns	2-9		
t <sub>SU</sub>	Data to CP Setup Time	C <sub>L</sub> = 50 pF R <sub>L</sub> = 500Ω	4.0		ns	2-10		
t <sub>H</sub>	Data CP Hold Time		2.0		ns	2-10		
t <sub>SU</sub>	Enable (EN) to CP Setup Time		4.0		ns	2-10		
t <sub>H</sub>	Enable (EN) Hold Time		2.0		ns	2-10		
t <sub>PHL</sub>	Propagation Delay Clear to O <sub>1</sub>			14.0	ns	2-10		
t <sub>REC</sub>	Clear Recover (CLR) Time		6.0		ns	2-9		
t <sub>P</sub>	Clock Pulse Width		7.0		ns	2-9		
t <sub>P</sub>	Clear (CLR = Low) Pulse Width		6.0		ns	2-9		
t <sub>PZH</sub> t <sub>PZL</sub>	Output Enable Time OE ↴ to O <sub>n</sub>	C <sub>L</sub> = 50 pF R <sub>L</sub> = 500Ω		12.0	ns	2-11		
		C <sub>L</sub> = 300 pF (Note 1) R <sub>L</sub> = 500Ω		23.0	ns	2-11		
t <sub>PHZ</sub> t <sub>PLZ</sub>	Output Disable Time OE ↵ to O <sub>n</sub>	C <sub>L</sub> = 5 pF (Note 1) R <sub>L</sub> = 500Ω		7.0	ns	2-11		
		C <sub>L</sub> = 50 pF R <sub>L</sub> = 500Ω		8.0	ns	2-11		

Note 1: This parameter is guaranteed but not tested.

**Capacitance** T<sub>A</sub> = +25°C, f = 1.0 MHz

Symbol	Parameter (Note)	Conditions	Typ	Max	Unit
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 0V	6	10	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 0V	8	12	pF

Note: This parameter is measured at characterization but not tested.