

## DUAL JK FLIP-FLOP WITH SET AND RESET; POSITIVE-EDGE TRIGGER

## FEATURES

- J, K inputs for easy D-type flip-flop
- Toggle flip-flop or "do nothing" mode
- Output capability: standard
- I<sub>CC</sub> category: flip-flops

## GENERAL DESCRIPTION

The 74HC/HCT109 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A.

The 74HC/HCT109 are dual positive-edge triggered, JK flip-flops with individual J, K inputs, clock (CP) inputs, set ( $\bar{S}_D$ ) and reset ( $\bar{R}_D$ ) inputs; also complementary Q and  $\bar{Q}$  outputs.

The set and reset are asynchronous active LOW inputs and operate independently of the clock input.

The J and K inputs control the state changes of the flip-flops as described in the mode select function table.

The J and K inputs must be stable one set-up time prior to the LOW-to-HIGH clock transition for predictable operation.

The JK design allows operation as a D-type flip-flop by tying the J and K inputs together.

Schmitt-trigger action in the clock input makes the circuit highly tolerant to slower clock rise and fall times.

| SYMBOL                             | PARAMETER   | CONDITIONS                                      | TYPICAL |     | UNIT |
|------------------------------------|---|---|---------|-----|------|
|                                    |   |   | HC      | HCT |      |
| t <sub>PHL</sub> /t <sub>PLH</sub> | propagation delay<br>n <sub>CP</sub> to n <sub>Q</sub> , n <sub>Q</sub><br>n <sub>SD</sub> to n <sub>Q</sub> , n <sub>Q</sub><br>n <sub>RD</sub> to n <sub>Q</sub> , n <sub>Q</sub> | C <sub>L</sub> = 15 pF<br>V <sub>CC</sub> = 5 V | 15      | 17  | ns   |
| f <sub>max</sub>                   | maximum clock frequency   |   | 12      | 14  | ns   |
| C <sub>I</sub>                     | input capacitance   |   | 12      | 15  | ns   |
| C <sub>PD</sub>                    | power dissipation<br>capacitance per flip-flop  | notes 1 and 2                                   | 20      | 22  | pF   |

GND = 0 V; T<sub>amb</sub> = 25 °C; t<sub>r</sub> = t<sub>f</sub> = 6 ns

## Notes

- CPD is used to determine the dynamic power dissipation (P<sub>D</sub> in  $\mu$ W):

$$P_D = CPD \times V_{CC}^2 \times f_1 + \Sigma (C_L \times V_{CC}^2 \times f_0) \text{ where:}$$

f<sub>1</sub> = input frequency in MHz      C<sub>L</sub> = output load capacitance in pF

f<sub>0</sub> = output frequency in MHz      V<sub>CC</sub> = supply voltage in V

$$\Sigma (C_L \times V_{CC}^2 \times f_0) = \text{sum of outputs}$$

- For HC the condition is V<sub>I</sub> = GND to V<sub>CC</sub>

For HCT the condition is V<sub>I</sub> = GND to V<sub>CC</sub> - 1.5 V

## PACKAGE OUTLINES

16-lead DIL; plastic (SOT38Z).

16-lead mini-pack; plastic (SO16; SOT109A).

## PIN DESCRIPTION

| PIN NO.      | SYMBOL                               | NAME AND FUNCTION                            |
|--------------|--------------------------------------|--|
| 1, 15        | 1 $\bar{R}_D$ , 2 $\bar{R}_D$        | asynchronous reset-direct input (active LOW) |
| 2, 14, 3, 13 | 1J, 2J,<br>1 $\bar{K}$ , 2 $\bar{K}$ | synchronous inputs; flip-flops 1 and 2       |
| 4, 12        | 1CP, 2CP                             | clock input (LOW-to-HIGH, edge-triggered)    |
| 5, 11        | 1 $\bar{S}_D$ , 2 $\bar{S}_D$        | asynchronous set-direct input (active LOW)   |
| 6, 10        | 1Q, 2Q                               | true flip-flop outputs                       |
| 7, 9         | 1 $\bar{Q}$ , 2 $\bar{Q}$            | complement flip-flop outputs                 |
| 8            | GND                                  | ground (0 V)                                 |
| 16           | V <sub>CC</sub>                      | positive supply voltage                      |




Fig. 1 Pin configuration.




Fig. 2 Logic symbol.




Fig. 3 IEC logic symbol.




Fig. 4 Functional diagram.

## FUNCTION TABLE

| OPERATING MODE   | INPUTS      |             |    |   |           | OUTPUTS   |           |
|--|-------------|-------------|----|---|-----------|-----------|-----------|
|  | $\bar{S}_D$ | $\bar{R}_D$ | CP | J | $\bar{K}$ | Q         | $\bar{Q}$ |
| asynchronous set<br>asynchronous reset<br>undetermined           | L           | H           |    | X | X         | X         | H L       |
|  | H           | L           |    | X | X         | X         | L H       |
|  | L           | L           | X  | X | X         | X         | H H       |
| toggle<br>load "0" (reset)<br>load "1" (set)<br>hold "no change" | H           | H           | ↑  | h | I         | $\bar{q}$ | q         |
|  | H           | H           | ↑  | h | h         | H         | L         |
|  | H           | H           | ↑  | I | h         | q         | $\bar{q}$ |

H = HIGH voltage level

h = HIGH voltage level one set-up time prior to the LOW-to-HIGH CP transition

L = LOW voltage level

I = LOW voltage level one set-up time prior to the LOW-to-HIGH CP transition

q = lower case letters indicate the state of the referenced output one set-up time prior to the LOW-to-HIGH CP transition

X = don't care

↑ = LOW-to-HIGH CP transition




Fig. 5 Logic diagram (one flip-flop).

**DC CHARACTERISTICS FOR 74HC**

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard  
I<sub>CC</sub> category: flip-flops**AC CHARACTERISTICS FOR 74HC**GND = 0 V; t<sub>r</sub> = t<sub>f</sub> = 6 ns; C<sub>L</sub> = 50 pF

| SYMBOL                                 | PARAMETER                               | T <sub>amb</sub> (°C) |                 |            |                 |             |                 | UNIT | TEST CONDITIONS   |                   |        |  |
|--|---|-----------------------|-----------------|------------|-----------------|-------------|-----------------|------|-------------------|-------------------|--------|--|
|  |   | 74HC                  |                 |            |                 |             |                 |      | V <sub>CC</sub> V | WAVEFORMS         |        |  |
|  |   | +25                   |                 | −40 to +85 |                 | −40 to +125 |                 |      |                   |                   |        |  |
|  |   | min.                  | typ.            | max.       | min.            | max.        | min.            | max. |                   |                   |        |  |
| t <sub>PHL</sub> /<br>t <sub>PLH</sub> | propagation delay<br>nCP to nQ, nQ̄     | 50<br>18<br>14        | 175<br>35<br>30 |            | 220<br>44<br>37 |             | 265<br>53<br>45 |      | ns                | 2.0<br>4.5<br>6.0 | Fig. 6 |  |
| t <sub>PLH</sub>                       | propagation delay<br>nS̄D to nQ         | 30<br>11<br>9         | 120<br>24<br>20 |            | 150<br>30<br>26 |             | 180<br>36<br>31 |      | ns                | 2.0<br>4.5<br>6.0 | Fig. 7 |  |
| t <sub>PHL</sub>                       | propagation delay<br>nS̄D to nQ̄        | 41<br>15<br>12        | 155<br>31<br>26 |            | 195<br>39<br>33 |             | 235<br>47<br>40 |      | ns                | 2.0<br>4.5<br>6.0 | Fig. 7 |  |
| t <sub>PHL</sub>                       | propagation delay<br>nR̄D to nQ         | 41<br>15<br>12        | 185<br>37<br>31 |            | 230<br>46<br>39 |             | 280<br>56<br>48 |      | ns                | 2.0<br>4.5<br>6.0 | Fig. 7 |  |
| t <sub>PLH</sub>                       | propagation delay<br>nR̄D to nQ̄        | 39<br>14<br>11        | 170<br>34<br>29 |            | 215<br>43<br>37 |             | 255<br>51<br>43 |      | ns                | 2.0<br>4.5<br>6.0 | Fig. 7 |  |
| t <sub>THL</sub> /<br>t <sub>TLH</sub> | output transition time                  | 19<br>7<br>6          | 75<br>15<br>13  |            | 95<br>19<br>16  |             | 110<br>22<br>19 |      | ns                | 2.0<br>4.5<br>6.0 | Fig. 6 |  |
| t <sub>W</sub>                         | clock pulse width<br>HIGH or LOW        | 80<br>16<br>14        | 19<br>7<br>6    |            | 100<br>20<br>17 |             | 120<br>24<br>20 |      | ns                | 2.0<br>4.5<br>6.0 | Fig. 6 |  |
| t <sub>W</sub>                         | set or reset pulse width<br>HIGH or LOW | 80<br>16<br>14        | 14<br>5<br>4    |            | 100<br>20<br>17 |             | 120<br>24<br>20 |      | ns                | 2.0<br>4.5<br>6.0 | Fig. 7 |  |
| t <sub>rem</sub>                       | removal time<br>nS̄D, nR̄D to nCP       | 70<br>14<br>12        | 19<br>7<br>6    |            | 90<br>18<br>15  |             | 105<br>21<br>18 |      | ns                | 2.0<br>4.5<br>6.0 | Fig. 7 |  |
| t <sub>su</sub>                        | set-up time<br>nJ, nK to nCP            | 70<br>14<br>12        | 17<br>6<br>5    |            | 90<br>18<br>15  |             | 105<br>21<br>18 |      | ns                | 2.0<br>4.5<br>6.0 | Fig. 6 |  |
| t <sub>h</sub>                         | hold time<br>nJ, nK to nCP              | 5<br>5<br>5           | 0<br>0<br>0     |            | 5<br>5<br>5     |             | 5<br>5<br>5     |      | ns                | 2.0<br>4.5<br>6.0 | Fig. 6 |  |
| f <sub>max</sub>                       | maximum clock pulse frequency           | 6.0<br>30<br>35       | 22<br>68<br>81  |            | 5.0<br>24<br>28 |             | 4.0<br>20<br>24 |      | MHz               | 2.0<br>4.5<br>6.0 | Fig. 6 |  |

**DC CHARACTERISTICS FOR 74HCT**

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

I<sub>CC</sub> category: flip-flops**Note to HCT types**The value of additional quiescent supply current ( $\Delta I_{CC}$ ) for a unit load of 1 is given in the family specifications.To determine  $\Delta I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

| INPUT           | UNIT LOAD COEFFICIENT |
|-----------------|-----------------------|
| nJ, nK          | 0.35                  |
| nR <sub>D</sub> | 0.35                  |
| nS <sub>D</sub> | 0.35                  |
| nCP             | 0.35                  |

**AC CHARACTERISTICS FOR 74HCT**GND = 0 V; t<sub>r</sub> = t<sub>f</sub> = 6 ns; C<sub>L</sub> = 50 pF

| SYMBOL                                  | PARAMETER  | T <sub>amb</sub> (°C) |      |      |            |      |             | UNIT | TEST CONDITIONS   |           |        |  |
|---|--|-----------------------|------|------|------------|------|-------------|------|-------------------|-----------|--------|--|
|   |  | 74HCT                 |      |      |            |      |             |      | V <sub>CC</sub> V | WAVEFORMS |        |  |
|   |  | +25                   |      |      | −40 to +85 |      | −40 to +125 |      |                   |           |        |  |
|   |  | min.                  | typ. | max. | min.       | max. | min.        | max. |                   |           |        |  |
| t <sub>PHL</sub> /<br>t <sub>PLH</sub>  | propagation delay<br>nCP to nQ, nQ̄                      |                       | 20   | 35   |            | 44   |             | 53   | ns                | 4.5       | Fig. 6 |  |
| t <sub>PLH</sub>                        | propagation delay<br>nS <sub>D</sub> to nQ               |                       | 13   | 26   |            | 33   |             | 39   | ns                | 4.5       | Fig. 7 |  |
| t <sub>PHL</sub>                        | propagation delay<br>nS <sub>D</sub> to nQ̄              |                       | 19   | 35   |            | 44   |             | 53   | ns                | 4.5       | Fig. 7 |  |
| t <sub>PHL</sub>                        | propagation delay<br>nR <sub>D</sub> to nQ               |                       | 19   | 35   |            | 44   |             | 53   | ns                | 4.5       | Fig. 7 |  |
| t <sub>PLH</sub>                        | propagation delay<br>nR <sub>D</sub> to nQ̄              |                       | 16   | 32   |            | 40   |             | 48   | ns                | 4.5       | Fig. 7 |  |
| t <sub>THL</sub> /<br>t <sub>T LH</sub> | output transition time                                   |                       | 7    | 15   |            | 19   |             | 22   | ns                | 4.5       | Fig. 6 |  |
| t <sub>W</sub>                          | clock pulse width<br>HIGH or LOW                         | 18                    | 9    |      | 23         |      | 27          |      | ns                | 4.5       | Fig. 6 |  |
| t <sub>W</sub>                          | set or reset pulse width<br>HIGH or LOW                  | 16                    | 8    |      | 20         |      | 24          |      | ns                | 4.5       | Fig. 7 |  |
| t <sub>rem</sub>                        | removal time<br>nS <sub>D</sub> , nR <sub>D</sub> to nCP | 16                    | 8    |      | 20         |      | 24          |      | ns                | 4.5       | Fig. 7 |  |
| t <sub>su</sub>                         | set-up time<br>nJ, nK to nCP                             | 18                    | 8    |      | 23         |      | 27          |      | ns                | 4.5       | Fig. 6 |  |
| t <sub>h</sub>                          | hold time<br>nJ, nK to nCP                               | 3                     | −3   |      | 3          |      | 3           |      | ns                | 4.5       | Fig. 6 |  |
| f <sub>max</sub>                        | maximum clock pulse frequency                            | 27                    | 55   |      | 22         |      | 18          |      | MHz               | 4.5       | Fig. 6 |  |

## AC WAVEFORMS




Fig. 6 Waveforms showing the clock (nCP) to output ( $nQ$ ,  $n\bar{Q}$ ) propagation delays, the clock pulse width, the  $nJ$ ,  $n\bar{K}$  to nCP set-up, the nCP to  $nJ$ ,  $n\bar{K}$  hold times, the output transition times and the maximum clock pulse frequency.

## Note to Fig. 6

The shaded areas indicate when the input is permitted to change for predictable output performance.




Fig. 7 Waveforms showing the set ( $n\bar{S}_D$ ) and reset ( $n\bar{R}_D$ ) input to output ( $nQ$ ,  $n\bar{Q}$ ) propagation delays, the set and reset pulse widths and the  $n\bar{R}_D$ ,  $n\bar{S}_D$  to nCP removal time.

## Note to AC waveforms

- (1) HC :  $V_M = 50\%$ ;  $V_I = \text{GND to } V_{CC}$ .  
HCT:  $V_M = 1.3\text{ V}$ ;  $V_I = \text{GND to } 3\text{ V}$ .