

## QUAD D-TYPE FLIP-FLOP; POSITIVE-EDGE TRIGGER; 3-STATE

## FEATURES

- Gated input enable for hold (do nothing) mode
- Gated output enable control
- Edge-triggered D-type register
- Asynchronous master reset
- Output capability: bus driver
- I<sup>CC</sup> category: MSI

## GENERAL DESCRIPTION

The 74HC/HCT173 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSSTTL). They are specified in compliance with JEDEC standard no. 7A.

The 74HC/HCT173 are 4-bit parallel load registers with clock enable control, 3-state buffered outputs (Q<sub>0</sub> to Q<sub>3</sub>) and master reset (MR).

When the two data enable inputs ( $\bar{E}_1$  and  $\bar{E}_2$ ) are LOW, the data on the D<sub>n</sub> inputs is loaded into the register synchronously with the LOW-to-HIGH clock (CP) transition. When one or both  $\bar{E}_n$  inputs are HIGH one set-up time prior to the LOW-to-HIGH clock transition, the register will retain the previous data. Data inputs and clock enable inputs are fully edge-triggered and must be stable only one set-up time prior to the LOW-to-HIGH clock transition.

The master reset input (MR) is an active HIGH asynchronous input. When MR is HIGH, all four flip-flops are reset (cleared) independently of any other input condition.

The 3-state output buffers are controlled by a 2-input NOR gate. When both output enable inputs ( $\bar{OE}_1$  and  $\bar{OE}_2$ ) are LOW, the data in the register is presented to the Q<sub>n</sub> outputs. When one or both  $\bar{OE}_n$  inputs are HIGH, the outputs are forced to a high impedance OFF-state. The 3-state output buffers are completely independent of the register operation; the  $\bar{OE}_n$  transition does not affect the clock and reset operations.

| SYMBOL                                 | PARAMETER                                                         | CONDITIONS                                      | TYPICAL  |          | UNIT     |
|----------------------------------------|-------------------------------------------------------------------|-------------------------------------------------|----------|----------|----------|
|                                        |                                                                   |                                                 | HC       | HCT      |          |
| t <sub>PHL</sub> /<br>t <sub>PLH</sub> | propagation delay<br>CP to Q <sub>n</sub><br>MR to Q <sub>n</sub> | C <sub>L</sub> = 15 pF<br>V <sub>CC</sub> = 5 V | 17<br>13 | 17<br>17 | ns<br>ns |
| f <sub>max</sub>                       | maximum clock frequency                                           |                                                 | 88       | 88       | MHz      |
| C <sub>I</sub>                         | input capacitance                                                 |                                                 | 3.5      | 3.5      | pF       |
| C <sub>PD</sub>                        | power dissipation<br>capacitance per flip-flop                    | notes 1 and 2                                   | 20       | 20       | pF       |

GND = 0 V; T<sub>amb</sub> = 25 °C; t<sub>r</sub> = t<sub>f</sub> = 6 ns

## Notes

1. C<sub>PD</sub> is used to determine the dynamic power dissipation (P<sub>D</sub> in μW):

$$P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o) \text{ where:}$$

f<sub>i</sub> = input frequency in MHz                      C<sub>L</sub> = output load capacitance in pF  
f<sub>o</sub> = output frequency in MHz                    V<sub>CC</sub> = supply voltage in V  
Σ (C<sub>L</sub> × V<sub>CC</sub><sup>2</sup> × f<sub>o</sub>) = sum of outputs

2. For HC the condition is V<sub>I</sub> = GND to V<sub>CC</sub>  
For HCT the condition is V<sub>I</sub> = GND to V<sub>CC</sub> - 1.5 V

## PACKAGE OUTLINES

16-lead DIL; plastic (SOT382).

16-lead mini-pack; plastic (SO16; SOT109A).

## PIN DESCRIPTION

| PIN NO.        | SYMBOL                           | NAME AND FUNCTION                         |
|----------------|----------------------------------|-------------------------------------------|
| 1, 2           | $\bar{OE}_1, \bar{OE}_2$         | output enable input (active LOW)          |
| 3, 4, 5, 6     | Q <sub>0</sub> to Q <sub>3</sub> | 3-state flip-flop outputs                 |
| 7              | CP                               | clock input (LOW-to-HIGH, edge-triggered) |
| 8              | GND                              | ground (0 V)                              |
| 9, 10          | $\bar{E}_1, \bar{E}_2$           | data enable inputs (active LOW)           |
| 14, 13, 12, 11 | D <sub>0</sub> to D <sub>3</sub> | data inputs                               |
| 15             | MR                               | asynchronous master reset (active HIGH)   |
| 16             | V <sub>CC</sub>                  | positive supply voltage                   |




Fig. 1 Pin configuration.




Fig. 2 Logic symbol.





Fig. 3 IEC logic symbol.



FUNCTION TABLE

| REGISTER OPERATING MODES | INPUTS |    |                |                |                | OUTPUTS                   |
|--------------------------|--------|----|----------------|----------------|----------------|---------------------------|
|                          | MR     | CP | E <sub>1</sub> | E <sub>2</sub> | D <sub>n</sub> | Q <sub>n</sub> (register) |
| reset (clear)            | H      | X  | X              | X              | X              | L                         |
| parallel load            | L      | ↑  | l              | l              | l              | L                         |
|                          | L      | ↑  | l              | l              | h              | H                         |
| hold (no change)         | L      | X  | h              | X              | X              | q <sub>n</sub>            |
|                          | L      | X  | X              | h              | X              | q <sub>n</sub>            |

| 3-STATE BUFFER OPERATING MODES | INPUTS                    |                 |                 | OUTPUTS        |                |                |                |
|--------------------------------|---------------------------|-----------------|-----------------|----------------|----------------|----------------|----------------|
|                                | Q <sub>n</sub> (register) | OE <sub>1</sub> | OE <sub>2</sub> | Q <sub>0</sub> | Q <sub>1</sub> | Q <sub>2</sub> | Q <sub>3</sub> |
| read                           | L<br>H                    | L<br>L          | L<br>L          | L<br>H         | L<br>H         | L<br>H         | L<br>H         |
| disabled                       | X<br>X                    | H<br>X          | X<br>H          | Z<br>Z         | Z<br>Z         | Z<br>Z         | Z<br>Z         |

H = HIGH voltage level

h = HIGH voltage level one set-up time prior to the LOW-to-HIGH CP transition

L = LOW voltage level

l = LOW voltage level one set-up time prior to the LOW-to-HIGH CP transition


q = lower case letters indicate the state of the referenced input (or output)

one set-up time prior to the LOW-to-HIGH CP transition

X = don't care

Z = high impedance OFF-state

↑ = LOW-to-HIGH CP transition



**DC CHARACTERISTICS FOR 74HC**

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: bus driver

I<sub>CC</sub> category: MSI**AC CHARACTERISTICS FOR 74HC**GND = 0 V; t<sub>r</sub> = t<sub>f</sub> = 6 ns; C<sub>L</sub> = 50 pF

GND = 0 V;  $t_r = t_f = 6$  ns;  $C_L = 50$  pF

| SYMBOL                                 | PARAMETER                                                        | T <sub>amb</sub> (°C) |                 |                 |                 |                 |                 | UNIT            | TEST CONDITIONS      |                   |        |
|----------------------------------------|------------------------------------------------------------------|-----------------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|----------------------|-------------------|--------|
|                                        |                                                                  | 74HC                  |                 |                 |                 |                 |                 |                 | V <sub>CC</sub><br>V | WAVEFORMS         |        |
|                                        |                                                                  | +25                   |                 |                 | -40 to +85      |                 | -40 to +125     |                 |                      |                   |        |
|                                        |                                                                  | min.                  | typ.            | max.            | min.            | max.            | min.            |                 |                      |                   | max.   |
| t <sub>PHL</sub> /<br>t <sub>PLH</sub> | propagation delay<br>CP to Q <sub>n</sub>                        |                       | 55<br>20<br>16  | 175<br>35<br>30 |                 | 220<br>44<br>37 |                 | 265<br>53<br>45 | ns                   | 2.0<br>4.5<br>6.0 | Fig. 6 |
| t <sub>PHL</sub>                       | propagation delay<br>MR to Q <sub>n</sub>                        |                       | 44<br>16<br>13  | 150<br>30<br>26 |                 | 190<br>38<br>33 |                 | 225<br>45<br>38 | ns                   | 2.0<br>4.5<br>6.0 | Fig. 7 |
| t <sub>pZH</sub> /<br>t <sub>pZL</sub> | 3-state output enable time<br>OE <sub>n</sub> to Q <sub>n</sub>  |                       | 52<br>19<br>15  | 150<br>30<br>26 |                 | 190<br>38<br>33 |                 | 225<br>45<br>38 | ns                   | 2.0<br>4.5<br>6.0 | Fig. 8 |
| t <sub>PHZ</sub> /<br>t <sub>PLZ</sub> | 3-state output disable time<br>OE <sub>n</sub> to Q <sub>n</sub> |                       | 52<br>19<br>15  | 150<br>30<br>26 |                 | 190<br>38<br>33 |                 | 225<br>45<br>38 | ns                   | 2.0<br>4.5<br>6.0 | Fig. 8 |
| t <sub>THL</sub> /<br>t <sub>TLH</sub> | output transition time                                           |                       | 14<br>5<br>4    | 60<br>12<br>10  |                 | 75<br>15<br>13  |                 | 90<br>18<br>15  | ns                   | 2.0<br>4.5<br>6.0 | Fig. 6 |
| t <sub>W</sub>                         | clock pulse width<br>HIGH or LOW                                 | 80<br>16<br>14        | 14<br>5<br>4    |                 | 100<br>20<br>17 |                 | 120<br>24<br>20 |                 | ns                   | 2.0<br>4.5<br>6.0 | Fig. 6 |
| t <sub>W</sub>                         | master reset pulse<br>width; HIGH                                | 80<br>16<br>14        | 14<br>5<br>4    |                 | 100<br>20<br>17 |                 | 120<br>24<br>20 |                 | ns                   | 2.0<br>4.5<br>6.0 | Fig. 7 |
| t <sub>rem</sub>                       | removal time<br>MR to CP                                         | 60<br>12<br>10        | -8<br>-3<br>-2  |                 | 75<br>15<br>13  |                 | 90<br>18<br>15  |                 | ns                   | 2.0<br>4.5<br>6.0 | Fig. 7 |
| t <sub>su</sub>                        | set-up time<br>E <sub>n</sub> to CP                              | 100<br>20<br>17       | 33<br>12<br>10  |                 | 125<br>25<br>21 |                 | 150<br>30<br>26 |                 | ns                   | 2.0<br>4.5<br>6.0 | Fig. 9 |
| t <sub>su</sub>                        | set-up time<br>D <sub>n</sub> to CP                              | 60<br>12<br>10        | 17<br>6<br>5    |                 | 75<br>15<br>13  |                 | 90<br>18<br>15  |                 | ns                   | 2.0<br>4.5<br>6.0 | Fig. 9 |
| t <sub>h</sub>                         | hold time<br>E <sub>n</sub> to CP                                | 0<br>0<br>0           | -17<br>-6<br>-5 |                 | 0<br>0<br>0     |                 | 0<br>0<br>0     |                 | ns                   | 2.0<br>4.5<br>6.0 | Fig. 9 |
| t <sub>h</sub>                         | hold time<br>D <sub>n</sub> to CP                                | 1<br>1<br>1           | -11<br>-4<br>-3 |                 | 1<br>1<br>1     |                 | 1<br>1<br>1     |                 | ns                   | 2.0<br>4.5<br>6.0 | Fig. 9 |
| f <sub>max</sub>                       | maximum clock pulse<br>frequency                                 | 6.0<br>30<br>35       | 26<br>80<br>95  |                 | 4.8<br>24<br>28 |                 | 4.0<br>20<br>24 |                 | MHz                  | 2.0<br>4.5<br>6.0 | Fig. 6 |

**DC CHARACTERISTICS FOR 74HCT**

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: bus driver

I<sub>CC</sub> category: MSI

**Note to HCT types**

The value of additional quiescent supply current ( $\Delta I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\Delta I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

| INPUT                              | UNIT LOAD COEFFICIENT |
|------------------------------------|-----------------------|
| $\overline{OE}_1, \overline{OE}_2$ | 0.50                  |
| MR                                 | 0.60                  |
| $E_1, E_2$                         | 0.40                  |
| $D_n$                              | 0.25                  |
| CP                                 | 1.00                  |

**AC CHARACTERISTICS FOR 74HCT**

GND = 0 V;  $t_r = t_f = 6$  ns;  $C_L = 50$  pF

| SYMBOL                                 | PARAMETER                                                        | T <sub>amb</sub> (°C) |      |      |            |      |             |      | UNIT | TEST CONDITIONS      |           |
|----------------------------------------|------------------------------------------------------------------|-----------------------|------|------|------------|------|-------------|------|------|----------------------|-----------|
|                                        |                                                                  | 74HCT                 |      |      |            |      |             |      |      | V <sub>CC</sub><br>V | WAVEFORMS |
|                                        |                                                                  | +25                   |      |      | −40 to +85 |      | −40 to +125 |      |      |                      |           |
|                                        |                                                                  | min.                  | typ. | max. | min.       | max. | min.        | max. |      |                      |           |
| t <sub>PHL</sub> /<br>t <sub>PLH</sub> | propagation delay<br>CP to Q <sub>n</sub>                        |                       | 20   | 40   |            | 50   |             | 60   | ns   | 4.5                  | Fig. 6    |
| t <sub>PHL</sub>                       | propagation delay<br>MR to Q <sub>n</sub>                        |                       | 20   | 37   |            | 46   |             | 56   | ns   | 4.5                  | Fig. 7    |
| t <sub>PZH</sub> /<br>t <sub>PZL</sub> | 3-state output enable time<br>OE <sub>n</sub> to Q <sub>n</sub>  |                       | 20   | 35   |            | 44   |             | 53   | ns   | 4.5                  | Fig. 8    |
| t <sub>PHZ</sub> /<br>t <sub>PLZ</sub> | 3-state output disable time<br>OE <sub>n</sub> to Q <sub>n</sub> |                       | 19   | 30   |            | 38   |             | 45   | ns   | 4.5                  | Fig. 8    |
| t <sub>THL</sub> /<br>t <sub>TLH</sub> | output transition time                                           |                       | 5    | 12   |            | 15   |             | 19   | ns   | 4.5                  | Fig. 6    |
| t <sub>W</sub>                         | clock pulse width<br>HIGH or LOW                                 | 16                    | 7    |      | 20         |      | 24          |      | ns   | 4.5                  | Fig. 6    |
| t <sub>W</sub>                         | master reset pulse<br>width; HIGH                                | 15                    | 6    |      | 19         |      | 22          |      | ns   | 4.5                  | Fig. 7    |
| t <sub>rem</sub>                       | removal time<br>MR to CP                                         | 12                    | −2   |      | 15         |      | 18          |      | ns   | 4.5                  | Fig. 7    |
| t <sub>su</sub>                        | set-up time<br>E <sub>n</sub> to CP                              | 22                    | 13   |      | 28         |      | 33          |      | ns   | 4.5                  | Fig. 9    |
| t <sub>su</sub>                        | set-up time<br>D <sub>n</sub> to CP                              | 12                    | 7    |      | 15         |      | 18          |      | ns   | 4.5                  | Fig. 9    |
| t <sub>h</sub>                         | hold time<br>E <sub>n</sub> to CP                                | 0                     | −6   |      | 0          |      | 0           |      | ns   | 4.5                  | Fig. 9    |
| t <sub>h</sub>                         | hold time<br>D <sub>n</sub> to CP                                | 0                     | −3   |      | 0          |      | 0           |      | ns   | 4.5                  | Fig. 9    |
| f <sub>max</sub>                       | maximum clock pulse<br>frequency                                 | 30                    | 80   |      | 24         |      | 20          |      | MHz  | 4.5                  | Fig. 6    |

## AC WAVEFORMS




Fig. 6 Waveforms showing the clock (CP) to output ( $Q_n$ ) propagation delays, the clock pulse width, the output transition times and the maximum clock pulse frequency.




Fig. 7 Waveforms showing the master reset (MR) pulse width, the master reset to output ( $Q_n$ ) propagation delays and the master reset to clock (CP) removal time.




Fig. 8 Waveforms showing the 3-state enable and disable times.




Fig. 9 Waveforms showing the data set-up and hold times from input ( $E_n$ ,  $D_n$ ) to clock (CP).

## Note to AC waveforms

(1) HC :  $V_M = 50\%$ ;  $V_I = \text{GND to } V_{CC}$ .  
HCT:  $V_M = 1.3 \text{ V}$ ;  $V_I = \text{GND to } 3 \text{ V}$ .

## Note to Fig. 9

The shaded areas indicate when the input is permitted to change for predictable output performance.