## Octal D-type flip-flop; positive edge-trigger; 3-state; inverting

## **74HC/HCT534**

#### **FEATURES**

- · 3-state inverting outputs for bus oriented applications
- 8-bit positive, edge-triggered register
- · Common 3-state output enable input
- · Output capability: bus driver
- I<sub>CC</sub> category: MSI.

### **GENERAL DESCRIPTION**

The 74HC/HCT534 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A.

The 74HC/HCT534 are octal D-type flip-flops featuring separate D-type inputs for each flip-flop and inverting 3-state outputs for bus oriented applications. A clock (CP) and an output enable (OE) input are common to all flip-flops.

The 8 flip-flops will store the state of their individual D-inputs that meet the set-up and hold times requirements on the LOW-to-HIGH CP transition. When  $\overline{OE}$  is LOW, the contents of the 8 flip-flops are available at the outputs. When  $\overline{OE}$  is HIGH, the outputs go to the high impedance OFF-state. Operation of the  $\overline{OE}$  input does not affect the state of the flip-flops.

The "534" is functionally identical to the "374", but has inverted outputs.

### **QUICK REFERENCE DATA**

 $GND = 0 V; T_{amb} = 25 °C; t_r = t_f = 6 ns$ 

SYMBOL	PARAMETER	CONDITIONS	ТҮР	UNIT	
STWIBUL	PARAMETER	CONDITIONS	нс	нст	UNIT
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay CP to $\overline{\overline{Q}}_n$	C <sub>L</sub> = 15 pF; V <sub>CC</sub> = 5 V	12	13	ns
f <sub>max</sub>	maximum clock frequency		61	40	MHz
C <sub>I</sub>	input capacitance		3.5	3.5	рF
C <sub>PD</sub>	power dissipation capacitance per flip-flop	notes 1 and 2	19	19	рF

## Notes

1.  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu$ W):

$$P_D = C_{PD} \times V_{CC}{}^2 \times f_i + \sum \left( C_L \times V_{CC}{}^2 \times f_o \right)$$
 where:

 $f_i$  = input frequency in MHz.

f<sub>o</sub> = output frequency in MHz.

 $\sum (C_L \times V_{CC}^2 \times f_o) = \text{sum of outputs.}$ 

C<sub>L</sub> = output load capacitance in pF.

 $V_{CC}$  = supply voltage in V.

2. For HC the condition is  $V_1 = GND$  to  $V_{CC}$ ; for HCT the condition is  $V_1 = GND$  to  $V_{CC} - 1.5$  V.

## **ORDERING INFORMATION**

TYPE	PACKAGE								
NUMBER	NAME	DESCRIPTION	VERSION						
74HC534	SO20	plastic small outline package; 20 leads; body width 7.5 mm	SOT163-1						
74HC534	DIP20	plastic dual in-line package; 20 leads (300 mil)	SOT146-1						
74HCT534	SO20	plastic small outline package; 20 leads; body width 7.5 mm	SOT163-1						
74HCT534	DIP20	plastic dual in-line package; 20 leads (300 mil)	SOT146-1						

2


1998 Apr 10


Octal D-type flip-flop; positive edge-trigger; 3-state; inverting

## 74HC/HCT534


## **PIN DESCRIPTION**

PIN NO.	SYMBOL	NAME AND FUNCTION
1	Œ	3-state output enable input (active LOW)
2, 5, 6, 9, 12, 15, 16, 19	$\overline{Q}_0$ to $\overline{Q}_7$	3-state outputs
3, 4, 7, 8, 13, 14, 17, 18	D <sub>0</sub> to D <sub>7</sub>	data inputs
10	GND	ground (0 V)
11	СР	clock input (LOW-to-HIGH, edge-triggered)
20	V <sub>CC</sub>	positive supply voltage






3



1998 Apr 10

## Octal D-type flip-flop; positive edge-trigger; 3-state; inverting

## 74HC/HCT534



## **FUNCTION TABLE**

OPERATING MODES		INPUTS		INTERNAL FLIP-FLOPS	OUTPUTS
OPERATING MODES	ŌĒ	СР	D <sub>n</sub>	INTERNAL FLIP-FLOPS	$\overline{\mathbf{Q}}_0$ to $\overline{\mathbf{Q}}_7$
load and read register	L	<b>↑</b>	I	L	Н
	L	<b>↑</b>	h	Н	L
load register and disable outputs	Н	1	I	L	Z
	Н	<b>↑</b>	h	Н	Z


### Note

 H = HIGH voltage level; h = HIGH voltage level one set-up time prior to the LOW-to-HIGH CP transition L = LOW voltage level; I = LOW voltage level one set-up time prior to the LOW-to-HIGH CP transition Z = high impedance OFF-state; ↑ = LOW-to-HIGH clock transition.

1998 Apr 10

Octal D-type flip-flop; positive edge-trigger; 3-state; inverting

## 74HC/HCT534



5

## Octal D-type flip-flop; positive edge-trigger; 3-state; inverting

74HC/HCT534

## DC CHARACTERISTICS FOR 74HC

For the DC characteristics see chapter "74HC/HCT/HCU/HCMOS Logic Family Specifications".

Output capability: bus driver I<sub>CC</sub> category: MSI.

## **AC CHARACTERISTICS FOR 74HC**

 $GND=0\ V;\, t_r=t_f=6\ ns;\, C_L=50\ pF$ 

					T <sub>amb</sub> (°	C)				TES	T CONDITIONS
SYMBOL	PARAMETER		74HC								WAVEFORMS
SYMBOL	PARAMETER		+25			-40 to +85		-40 to +125		V <sub>CC</sub>	WAVEFORMS
		min.	typ.	max.	min.	max.	min.	max.		(',	
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation <u>d</u> elay		41	165		205		250	ns	2.0	Fig.6
	nCP to nQn		15	33		41		50		4.5	
			12	28		35		43		6.0	
t <sub>PZH</sub> / t <sub>PZL</sub>	3-state output enable		33	150		190		225	ns	2.0	Fig.7
	time OE to Q <sub>n</sub>		12	30		38		45		4.5	
	OE to Q <sub>n</sub>		10	26		33		38		6.0	
t <sub>PHZ</sub> / t <sub>PLZ</sub>	3-state output disable		41	150		190		225	ns	2.0	Fig.7
	time		15	30		38		45		4.5	
OE t	ŌĒ to Q̄ <sub>n</sub>		12	26		33		38		6.0	
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time		14	60		75		90	ns	2.0	Fig.6
			5	12		15		18		4.5	
			4	10		13		15		6.0	
t <sub>W</sub>	clock pulse width	80	19		100		120		ns	2.0	Fig.6
	HIGH or LOW	16	7		20		24			4.5	
		14	6		17		20			6.0	
t <sub>su</sub>	set-up time	60	6		75		90		ns	2.0	Fig.8
	D <sub>n</sub> to CP	12	2		15		18			4.5	
		10	2		13		15			6.0	
t <sub>h</sub>	hold time	5	-3		5		5		ns	2.0	Fig.8
	D <sub>n</sub> to CP	5	-1		5		5			4.5	
		5	-1		5		5			6.0	
f <sub>max</sub>	maximum clock pulse	6.0	18		4.8		4.0		MHz	2.0	Fig.6
	frequency	30	55		24		20			4.5	
		35	66		28		24			6.0	

## Octal D-type flip-flop; positive edge-trigger; 3-state; inverting

## 74HC/HCT534

## DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see chapter "74HC/HCT/HCU/HCMOS Logic Family Specifications".

Output capability: bus driver  $I_{CC}$  category: MSI.

## Note to HCT types

The value of additional quiescent supply current ( $\Delta I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\Delta I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

INPUT	UNIT LOAD COEFFICIENT				
ŌĒ	1.25				
CP	0.90				
D <sub>n</sub>	0.35				

## **AC CHARACTERISTICS FOR 74HCT**

 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$ 

					T <sub>amb</sub> (		TEST	TEST CONDITIONS			
SYMBOL	PARAMETER		74HCT								WAVEFORMS
STIVIBUL	PANAMETER		+ <b>25</b>		-40 t	to +85	−40 to	o +125	UNIT	V <sub>CC</sub> (V)	WAVEFORING
		min.	typ.	max	min.	max.	min.	max.		(1)	
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay CP to Q <sub>n</sub>		16	30		38		45	ns	4.5	Fig.6
t <sub>PZH</sub> / t <sub>PZL</sub>	3-state output enable time $\overline{OE}$ to $\overline{Q}_n$		16	30		38		45	ns	4.5	Fig.7
t <sub>PHZ</sub> / t <sub>PLZ</sub>	3-state output disable time $\overline{OE}$ to $\overline{Q}_n$		18	30		38		45	ns	4.5	Fig.7
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time		5	12		15		18	ns	4.5	Fig.6
t <sub>W</sub>	clock pulse width HIGH or LOW	23	14		29		35		ns	4.5	Fig.6
t <sub>su</sub>	set-up time D <sub>n</sub> to CP	12	4		15		18		ns	4.5	Fig.8
t <sub>h</sub>	hold time D <sub>n</sub> to CP	5	<b>-1</b>		5		5		ns	4.5	Fig.8
f <sub>max</sub>	maximum clock pulse frequency	22	36		18		15		MHz	4.5	Fig.6

## Octal D-type flip-flop; positive edge-trigger; 3-state; inverting

## 74HC/HCT534

### **AC WAVEFORMS**






Fig.6 Waveforms showing the clock (CP) to output  $(\overline{Q}_n)$  propagation delays, the clock pulse width, output transition times and the maximum clock pulse frequency.



# Octal D-type flip-flop; positive edge-trigger; 3-state; inverting

## 74HC/HCT534




Octal D-type flip-flop; positive edge-trigger; 3-state; inverting

74HC/HCT534

## **PACKAGE OUTLINES**

DIP20: plastic dual in-line package; 20 leads (300 mil)

SOT146-1



## DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A <sub>1</sub> min.	A <sub>2</sub> max.	b	b <sub>1</sub>	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	e <sub>1</sub>	L	ME	Мн	v	Z <sup>(1)</sup> max.
mm	4.2	0.51	3.2	1.73 1.30	0.53 0.38	0.36 0.23	26.92 26.54	6.40 6.22	2.54	7.62	3.60 3.05	8.25 7.80	10.0 8.3	0.254	2.0
inches	0.17	0.020	0.13	0.068 0.051	0.021 0.015	0.014 0.009	1.060 1.045	0.25 0.24	0.10	0.30	0.14 0.12	0.32 0.31	0.39 0.33	0.01	0.078

#### Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.


OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE	
SOT146-1			SC603			<del>92-11-17</del> 95-05-24	

# Octal D-type flip-flop; positive edge-trigger; 3-state; inverting

## 74HC/HCT534

## SO20: plastic small outline package; 20 leads; body width 7.5 mm

## SOT163-1



## DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	<b>A</b> <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	bp	ပ	D <sup>(1)</sup>	E <sup>(1)</sup>	е	HE	L	Lp	D	v	w	у	z <sup>(1)</sup>	θ
mm	2.65	0.30 0.10	2.45 2.25	0.25	0.49 0.36	0.32 0.23	13.0 12.6	7.6 7.4	1.27	10.65 10.00	1.4	1.1 0.4	1.1 1.0	0.25	0.25	0.1	0.9 0.4	8°
inches	0.10	0.012 0.004	0.096 0.089	0.01	0.019 0.014	0.013 0.009	0.51 0.49	0.30 0.29	0.050	0.419 0.394	0.055	0.043 0.016	0.043 0.039	0.01	0.01	0.004	0.035 0.016	0°

## Note

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT163-1	075E04	MS-013AC				<del>-95-01-24</del> 97-05-22

11

## Octal D-type flip-flop; positive edge-trigger; 3-state; inverting

## 74HC/HCT534

#### **SOLDERING**

### Introduction

There is no soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and surface mounted components are mixed on one printed-circuit board. However, wave soldering is not always suitable for surface mounted ICs, or for printed-circuits with high population densities. In these situations reflow soldering is often used.

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our "Data Handbook IC26; Integrated Circuit Packages" (order code 9398 652 90011).

## DIP

#### SOLDERING BY DIPPING OR BY WAVE

The maximum permissible temperature of the solder is 260 °C; solder at this temperature must not be in contact with the joint for more than 5 seconds. The total contact time of successive solder waves must not exceed 5 seconds.

The device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified maximum storage temperature ( $T_{\rm stg\ max}$ ). If the printed-circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit.

### REPAIRING SOLDERED JOINTS

Apply a low voltage soldering iron (less than 24 V) to the lead(s) of the package, below the seating plane or not more than 2 mm above it. If the temperature of the soldering iron bit is less than 300 °C it may remain in contact for up to 10 seconds. If the bit temperature is between 300 and 400 °C, contact may be up to 5 seconds.

### SO

### REFLOW SOLDERING

Reflow soldering techniques are suitable for all SO packages.

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement. Several techniques exist for reflowing; for example, thermal conduction by heated belt. Dwell times vary between 50 and 300 seconds depending on heating method. Typical reflow temperatures range from 215 to 250 °C.

Preheating is necessary to dry the paste and evaporate the binding agent. Preheating duration: 45 minutes at 45 °C.

#### WAVE SOLDERING

Wave soldering techniques can be used for all SO packages if the following conditions are observed:

- A double-wave (a turbulent wave with high upward pressure followed by a smooth laminar wave) soldering technique should be used.
- The longitudinal axis of the package footprint must be parallel to the solder flow.
- The package footprint must incorporate solder thieves at the downstream end.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Maximum permissible solder temperature is 260 °C, and maximum duration of package immersion in solder is 10 seconds, if cooled to less than 150 °C within 6 seconds. Typical dwell time is 4 seconds at 250 °C.

A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

### REPAIRING SOLDERED JOINTS

Fix the component by first soldering two diagonally-opposite end leads. Use only a low voltage soldering iron (less than 24 V) applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C. When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 °C.