# 4-BIT BINARY FULL ADDER WITH FAST CARRY

#### **FEATURES**

- High-speed 4-bit binary addition
- Cascadable in 4-bit increments
- Fast internal look-ahead carry
- Output capability: standard
- I<sub>CC</sub> category: MS!

## **GENERAL DESCRIPTION**

The 74HC/HCT283 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A.

The 74HC/HCT283 add two 4-bit binary words (An plus Bn) plus the incoming carry. The binary sum appears on the sum outputs ( $\Sigma_{\mbox{\scriptsize 1}}$  to  $\Sigma_{\mbox{\scriptsize 4}})$  and the out-going carry (COUT) according to the equation:

$$\begin{aligned} &C_{IN} + (A_1 + B_1) + 2(A_2 + B_2) + \\ &+ 4(A_3 + B_3) + 8(A_4 + B_4) = \\ &= \Sigma_1 + 2\Sigma_2 + 4\Sigma_3 + 8\Sigma_4 + 16C_{OUT} \\ &\text{Where (+)} = \text{plus.} \end{aligned}$$

Due to the symmetry of the binary add function, the "283" can be used with either all active HIGH operands (positive logic) or all active LOW operands (negative logic); see function table. In case of all active LOW operands the results  $\Sigma_1$  to  $\Sigma_4$  and  $C_{OUT}$  should be interpreted also as active LOW. With active HIGH inputs, CIN must be held LOW when no "carry in" is intended. Interchanging inputs of equal weight does not affect the operation, thus CIN, A1, B<sub>1</sub> can be assigned arbitrarily to pins 5,

See the "583" for the BCD version.

| SYMBOL        | PARAMETER  | CONDITIONS                                      | TY  |   |                                  |
|---------------|--|---|-----|---|----------------------------------|
|               |  | COMPLICIONS                                     | НС  | 16 15<br>18 21<br>20 23<br>23 27<br>21 25<br>20 23<br>20 24 | TINU                             |
| tpHL/<br>tpLH | propagation delay CIN to $\Sigma_1$ CIN to $\Sigma_2$ CIN to $\Sigma_3$ CIN to $\Sigma_4$ An or $B_n$ to $\Sigma_n$ CIN to COUT $A_n$ or $B_n$ to $COUT$ | C <sub>L</sub> = 15 pF<br>V <sub>CC</sub> = 5 V |     | 21<br>23<br>27<br>25<br>23                                  | ns<br>ns<br>ns<br>ns<br>ns<br>ns |
| CI            | input capacitance  |   | 3,5 | 3.5   | pF                               |
| CPD           | power dissipation capacitance per package  | notes 1 and 2                                   | 88  | 92  | ρF                               |

GND = 0 V;  $T_{amb} = 25$  °C;  $t_r = t_f = 6$  ns

#### Notes

- 1. CPD is used to determine the dynamic power dissipation (PD in  $\mu$ W):
  - $PD = CPD \times VCC^2 \times f_i + \Sigma (CL \times VCC^2 \times f_0)$  where:
  - fi = input frequency in MHz
  - CL = output load capacitance in pF  $f_0$  = output frequency in MHz
  - VCC = supply voltage in V  $\Sigma (C_L \times V_{CC}^2 \times f_0) = \text{sum of outputs}$
- 2. For HC the condition is  $V_I = GND$  to  $V_{CC}$
- For HCT the condition is  $V_1 = GND$  to VCC 1.5 V


#### **PACKAGE OUTLINES**


16-lead DIL; plastic (SOT38Z).


16-lead mini-pack; plastic (SO16; SOT109A).


#### PIN DESCRIPTION

| PIN NO.      | SYMBOL                           | NAME AND FUNCTION       |   |
|--------------|----------------------------------|-------------------------|---|
| 4, 1, 13, 10 | $\Sigma_1$ to $\Sigma_4$         | sum outputs             |   |
| 5, 3, 14, 12 | A <sub>1</sub> to A <sub>4</sub> | A operand inputs        |   |
| 6, 2, 15, 11 | B <sub>1</sub> to B <sub>4</sub> | B operand inputs        |   |
| 7            | CIN                              | carry input             |   |
| 8            | GND                              | ground (0 V)            |   |
| 9            | СОПТ                             | carry output            |   |
| 16           | Vcc                              | positive supply voltage | İ |









## **FUNCTION TABLE**

| PINS         | CIN | A <sub>1</sub> | A <sub>2</sub> | Аз | A4 | В1 | B <sub>2</sub> | Вз | B4 | Σ1 | Σ2 | Σ3 | Σ4 | COUT | EXAMPLE |
|--------------|-----|----------------|----------------|----|----|----|----------------|----|----|----|----|----|----|------|---------|
| logic levels | L   | L              | Н              | L  | н  | н  | L              | L  | н  | н  | Ξ  | L  | L  | н    |         |
| active HIGH  | 0   | 0              | 1              | 0  | 1  | 1  | 0              | 0  | 1  | 1  | 1  | 0  | o  | 1    | (a)     |
| active LOW   | 1   | 1              | 0              | 1  | 0  | 0  | 1              | 1  | 0  | 0  | 0  | 1  | 1  | 0    | (b)     |


(a) for active HIGH, example = (9 + 10 = 19)(b) for active LOW, example = (carry + 6 + 5 = 12)

1001 1010 10011

Example

H = HIGH voltage level

L = LOW voltage level



564 January 1986

## DC CHARACTERISTICS FOR 74HC

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

ICC category: MSI

## **AC CHARACTERISTICS FOR 74HC**

GND = 0 V;  $t_r = t_f = 6 \text{ ns}$ ;  $C_L = 50 \text{ pF}$ 

| SYMBOL                                |   |      |                |                 | Tamb       | (°C)            |             |                 | ļ    | T                 | EST CONDITIONS |  |
|---------------------------------------|---|------|----------------|-----------------|------------|-----------------|-------------|-----------------|------|-------------------|----------------|--|
|                                       | DADAMETED   | 74HC |                |                 |            |                 |             |                 | UNIT |                   | WAVEFORMS      |  |
|                                       | PARAMETER   | +25  |                |                 | -40 to +85 |                 | -40 to +125 |                 | UNIT | v <sub>Ç</sub> c  | WAVEFORMS      |  |
|                                       |   | min. | typ.           | max.            | min.       | max.            | min.        | max.            |      |                   |                |  |
| <sup>t</sup> PHL/<br><sup>t</sup> PLH | propagation delay<br>C <sub>IN</sub> to Σ <sub>1</sub>        |      | 52<br>19<br>15 | 160<br>32<br>27 |            | 200<br>40<br>34 |             | 240<br>48<br>41 | ns   | 2.0<br>4.5<br>6.0 | Fig. 6         |  |
| tPHL/<br>tPLH                         | propagation delay $C_{1N}$ to $\Sigma_2$                      |      | 58<br>21<br>17 | 180<br>36<br>31 |            | 225<br>45<br>38 |             | 270<br>54<br>46 | ns   | 2.0<br>4.5<br>6.0 | Fig. 6         |  |
| tPHL/<br>tPLH                         | propagation delay $C_{1N}$ to $\Sigma_3$                      |      | 63<br>23<br>18 | 195<br>39<br>33 |            | 245<br>49<br>42 |             | 295<br>59<br>50 | ns   | 2.0<br>4.5<br>6.0 | Fig. 6         |  |
| tPHL/<br>tPLH                         | propagation delay $C_{1N}$ to $\Sigma_4$                      |      | 74<br>27<br>22 | 230<br>46<br>39 |            | 290<br>58<br>49 |             | 345<br>69<br>59 | ns   | 2.0<br>4.5<br>6.0 | Fig. 6         |  |
| tPHL/<br>tPLH                         | propagation delay $A_n$ or $B_n$ to $\Sigma_n$                |      | 69<br>25<br>20 | 210<br>42<br>36 |            | 265<br>53<br>45 |             | 315<br>63<br>54 | ns   | 2.0<br>4.5<br>6.0 | Fig. 6         |  |
| tPHL/<br>tPLH                         | propagation delay<br>C <sub>IN</sub> to C <sub>OUT</sub>      |      | 63<br>23<br>18 | 195<br>39<br>33 |            | 245<br>49<br>42 |             | 295<br>59<br>50 | ns   | 2.0<br>4.5<br>6.0 | Fig. 6         |  |
| tPHL/<br>tPLH                         | propagation delay<br>A <sub>n</sub> or B <sub>n</sub> to COUT |      | 63<br>23<br>18 | 195<br>39<br>33 |            | 245<br>49<br>42 |             | 295<br>59<br>50 | ns   | 2.0<br>4.5<br>6.0 | Fig. 6         |  |
| tTHL/<br>tTLH                         | output transition time  |      | 19<br>7<br>6   | 75<br>15<br>13  |            | 95<br>19<br>16  |             | 110<br>22<br>19 | ns   | 2.0<br>4.5<br>6.0 | Fig. 6         |  |

#### DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

ICC category: MSI

## Note to HCT types

The value of additional quiescent supply current ( $\Delta I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\Delta I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.


| INPUT  | UNIT LOAD<br>COEFFICIENT |
|--|--------------------------|
| CIN  | 1.50                     |
| B <sub>2</sub> , A <sub>2</sub> , A <sub>1</sub> | 1.00                     |
| Βı   | 0.40                     |
| B4, A4,<br>A3, B3                                | 0.50                     |

### **AC CHARACTERISTICS FOR 74HCT**

 $GND = 0 V; t_r = t_f = 6 ns; C_1 = 50 pF$ 

|  | T <sub>amb</sub> (°C)                                  |       |      |      |            |      |             |      |      | TEST CONDITIONS |           |  |
|--|--|-------|------|------|------------|------|-------------|------|------|-----------------|-----------|--|
| SYMBOL                                 | BARAMETER  | 74HCT |      |      |            |      |             |      |      |                 |           |  |
| STIMBUL                                | PARAMETER  | +25   |      |      | -40 to +85 |      | -40 to +125 |      | UNIT | V <sub>CC</sub> | WAVEFORMS |  |
|  |  | min.  | typ. | max. | min.       | max. | min.        | max. |      |                 |           |  |
| tPHL/<br><sup>t</sup> PLH              | propagation delay<br>C <sub>IN</sub> to Σ <sub>1</sub> |       | 18   | 31   |            | 39   |             | 47   | ns   | 4.5             | Fig. 6    |  |
| tpHL/<br>tpLH                          | propagation delay $C_{1N}$ to $\Sigma_2$               |       | 25   | 43   |            | 54   |             | 65   | ns   | 4.5             | Fig. 6    |  |
| tPHL/<br>tPLH                          | propagation delay<br>C <sub>IN</sub> to Σ <sub>3</sub> |       | 27   | 46   |            | 58   |             | 69   | ns   | 4.5             | Fig. 6    |  |
| tPHL/<br>tPLH                          | propagation delay<br>C <sub>IN</sub> to Σ <sub>4</sub> |       | 31   | 53   |            | 66   |             | 80   | ns   | 4.5             | Fig. 6    |  |
| t <sub>PHL</sub> /<br>t <sub>PLH</sub> | propagation delay $A_n$ or $B_n$ to $\Sigma_n$         |       | 29   | 49   |            | 61   |             | 74   | ns   | 4.5             | Fig. 6    |  |
| tPHL/<br>tPLH                          | propagation delay CIN to COUT                          |       | 27   | 46   |            | 58   |             | 69   | ns   | 4.5             | Fig. 6    |  |
| tPHL/<br>tPLH                          | propagation delay<br>An or Bn to COUT                  |       | 28   | 48   |            | 60   |             | 72   | ns   | 4.5             | Fig. 6    |  |
| tTHL/<br>tTLH                          | output transition time                                 |       | 7    | 15   |            | 19   |             | 22   | ns   | 4.5             | Fig. 6    |  |


## AC WAVEFORMS





## Note to AC waveforms


(1) HC :  $V_M$  = 50%;  $V_i$  = GND to  $V_{CC}$ . HCT:  $V_M$  = 1.3 V;  $V_i$  = GND to 3 V.

## APPLICATION INFORMATION









## Note to Figs 7 to 10

Figure 7 shows a 3-bit adder using the "283". Tying the operand inputs of the fourth adder ( $A_3$ ,  $B_3$ ) LOW makes  $\Sigma_3$  dependent on, and equal to, the carry from the third adder. Based on the same principle, Figure 8 shows a method of dividing the "283" into a 2-bit and 1-bit adder. The third stage adder ( $A_2$ ,  $B_2$ ,  $\Sigma_2$ ) is used simply as means of transfering the carry into the fourth stage (via  $A_2$  and  $B_2$ ) and transfering the carry from the second stage on  $\Sigma_2$ . Note that as long as  $A_2$  and  $B_2$  are the same, HIGH or LOW, they do not influence  $\Sigma_2$ . Similary, when  $A_2$  and  $B_2$  are the same, the carry into the third stage does not influence the carry out of the third stage. Figure 9 shows a method of implementing a 5-input encoder, where the inputs are equally weighted. The outputs  $\Sigma_0$ ,  $\Sigma_1$  and  $\Sigma_2$  produce a binary number equal to the number inputs ( $I_1$  to  $I_5$ ) that are HIGH. Figure 10 shows a method of implementing a 5-input majority gate. When three or more inputs ( $I_1$  to  $I_5$ ) are HIGH, the output  $M_5$  is HIGH.