

## DIGITAL PHASE-LOCKED-LOOP FILTER

## FEATURES

- Digital design avoids analog compensation errors
- Easily cascadable for higher order loops
- Useful frequency range:  
DC to 55 MHz typical (K-clock)  
DC to 35 MHz typical (I/D-clock)
- Dynamically variable bandwidth
- Very narrow bandwidth attainable
- Power-on reset
- Output capability:  
standard/bus driver
- I<sub>CC</sub> category: MSI

SYMBOL	PARAMETER	CONDITIONS	TYPICAL		UNIT
			HC	HCT	
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay I/D <sub>Cp</sub> to I/D <sub>OUT</sub> φA <sub>1</sub> , φB to XOPRD <sub>OUT</sub> φB, φA <sub>2</sub> to ECPD <sub>OUT</sub>	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 5 V	15 13 19	18 13 19	ns
f <sub>max</sub>	maximum clock frequency K <sub>CP</sub> I/D <sub>CP</sub>		63 41	68 40	
C <sub>I</sub>	input capacitance		3.5	3.5	pF
CPD	power dissipation capacitance per package	notes 1 and 2	18	19	pF

GND = 0 V; T<sub>amb</sub> = 25 °C; t<sub>r</sub> = t<sub>f</sub> = 6 ns

## Notes

1. CPD is used to determine the dynamic power dissipation (P<sub>D</sub> in μW):

$$P_D = CPD \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o) \text{ where:}$$

f<sub>i</sub> = input frequency in MHz      C<sub>L</sub> = output load capacitance in pF

f<sub>o</sub> = output frequency in MHz      V<sub>CC</sub> = supply voltage in V

Σ (C<sub>L</sub> × V<sub>CC</sub><sup>2</sup> × f<sub>o</sub>) = sum of outputs

2. For HC the condition is V<sub>I</sub> = GND to V<sub>CC</sub>

For HCT the condition is V<sub>I</sub> = GND to V<sub>CC</sub> – 1.5 V

## PACKAGE OUTLINES

16-lead DIL; plastic (SOT38Z).

16-lead mini-pack; plastic (SO16L; SOT162A).

## GENERAL DESCRIPTION




The 74HC/HCT297 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A.

The 74HC/HCT297 are designed to provide a simple, cost-effective solution to high-accuracy, digital, phase-locked-loop applications. These devices contain all the necessary circuits, with the exception of the divide-by-n counter, to build first order phase-locked-loops.

Both EXCLUSIVE-OR (XOPRD) and edge-controlled (ECPD) phase detectors are provided for maximum flexibility. The input signals for the EXCLUSIVE-OR phase detector must have a 50% duty factor to obtain the maximum lock-range.

Proper partitioning of the loop function, with many of the building blocks external to the package, makes it easy for the designer to incorporate ripple cancellation (see Fig. 7) or to cascade to higher order phase-locked-loops.

(continued on next page)



### PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION
2, 1, 15, 14	A, B, C, D	modulo control inputs
3	ENCTR	K-counter enable input
4	KCP	K-counter clock input (LOW-to-HIGH, edge-triggered)
5	I/DCP	increment/decrement clock input (HIGH-to-LOW, edge-triggered)
6	D/Ü	down/up control
7	I/DOUT	increment/decrement bus output
8	GND	ground (0 V)
9, 10, 13	φA1, φB, φA2	phase inputs
11	XORPDOUT	EXCLUSIVE-OR phase detector output
12	ECPDOUT	edge-controlled phase detector output
16	VCC	positive supply voltage




Fig. 4 Functional diagram.

### GENERAL DESCRIPTION

The length of the up/down K-counter is digitally programmable according to the K-counter function table. With, A, B, C and D all LOW, the K-counter is disabled. With A HIGH and B, C and D LOW, the K-counter is only three stages long, which widens the bandwidth or capture range and shortens the lock time of the loop. When A, B, C and D are all programmed HIGH, the K-counter becomes seventeen stages long, which narrows the bandwidth

or capture range and lengthens the lock time. Real-time control of loop bandwidth by manipulating the A to D inputs can maximize the overall performance of the digital phase-locked loop.

The "297" can perform the classic first-order phase-locked-loop function without using analog components. The accuracy of the digital phase-locked-loop (DPLL) is not affected by  $V_{CC}$  and temperature variations but depends solely on

### K-COUNTER (DIGITAL CONTROL) FUNCTION TABLE

D	C	B	A	MODULO (K)
L	L	L	L	inhibited
L	L	L	H	$2^3$
L	L	H	L	$2^4$
L	L	H	H	$2^5$
L	H	L	L	$2^6$
L	H	L	H	$2^7$
L	H	H	L	$2^8$
L	H	H	H	$2^9$
H	L	L	L	$2^{10}$
H	L	L	H	$2^{11}$
H	L	H	L	$2^{12}$
H	L	H	H	$2^{13}$
H	H	L	L	$2^{14}$
H	H	L	H	$2^{15}$
H	H	H	L	$2^{16}$
H	H	H	H	$2^{17}$

### EXCLUSIVE-OR PHASE DETECTOR FUNCTION TABLE

φA1	φB	XORPDOUT
L	L	L
L	H	H
H	L	H
H	H	L

### EDGE-CONTROLLED PHASE DETECTOR TABLE

φA2	φB	ECPDOUT
H or L ↓	H or L ↑	H
H or L ↑	H or L ↑	L
↑	H or L	no change
↑	H or L	no change

H = HIGH voltage level

L = LOW voltage level

↓ = HIGH-to-LOW transition

↑ = LOW-to-HIGH transition

accuracies of the K-clock, I/D-clock and loop propagation delays.

The phase detector generates an error signal waveform that, at zero phase error, is a 50% duty factor square wave. At the limits of linear operation, the phase detector output will be either HIGH or LOW all of the time depending on the direction of the phase error ( $\phi_{IN} - \phi_{OUT}$ ). Within these limits the phase detector output varies linearly with the input phase




Fig. 5 Logic diagram.

7298085

## GENERAL DESCRIPTION

error according to the gain  $k_d$ , which is expressed in terms of phase detector output per cycle or phase error. The phase detector output can be defined to vary between  $\pm 1$  according to the relation:

$$\text{phase detector output} = \frac{\% \text{ HIGH} - \% \text{ LOW}}{100}$$

The output of the phase detector will be  $k_d\phi_e$ , where the phase error  $\phi_e = \phi_{IN} - \phi_{OUT}$ .

**EXCLUSIVE-OR phase detectors (XORPD) and edge-controlled phase detectors (ECPD) are commonly used digital types. The ECPD is more complex**

than the XORPD logic function but can be described generally as a circuit that changes states on one of the transitions of its inputs. The gain ( $k_d$ ) for an XORPD is 4 because its output remains HIGH ( $XORPD_{OUT} = 1$ ) for a phase error of 1/4 cycle.

Similarly,  $k_d$  for the ECPD is 2 since its output remains HIGH for a phase error of 1/2 cycle. The type of phase detector will determine the zero-phase-error point, i.e., the phase separation of the phase detector inputs for a  $\phi_e$  defined to be zero. For the basic DPLL system of Fig. 6  $\phi_e = 0$  when the phase detector output is a square wave.

The XORPD inputs are 1/4 cycle out-of-phase for zero phase error. For the ECPD,  $\phi_e = 0$  when the inputs are 1/2 cycle out-of-phase.

The phase detector output controls the up/down input to the K-counter. The counter is clocked by input frequency  $Mf_c$ , which is a multiple M of the loop centre frequency  $f_c$ . When the K-counter recycles up, it generates a carry pulse. Recycling while counting down generates a borrow pulse. If the carry and the borrow outputs are conceptually combined into one output that is positive for a carry and negative for a borrow, and if the K-counter is considered as a frequency divider with the ratio  $Mf_c/K$ , the output of the K-counter will equal the input frequency multiplied by the division ratio. Thus the output from the K-counter is  $(k_d\phi_e Mf_c)/K$ .

The carry and borrow pulses go to the increment/decrement (I/D) circuit which, in the absence of any carry or borrow pulses has an output that is 1/2 of the input clock ( $I/D_{CP}$ ). The input clock is just a multiple,  $2N$ , of the loop centre frequency. In response to a carry or borrow pulse, the I/D circuit will either add or delete a pulse at  $I/D_{OUT}$ . Thus the output of the I/D circuit will be  $Nf_c + (k_d\phi_e Mf_c)/2K$ .

The output of the N-counter (or the output of the phase-locked-loop) is thus:  $f_o = f_c + (k_d\phi_e Mf_c)/2KN$ .

If this result is compared to the equation for a first-order analog phase-locked-loop, the digital equivalent of the gain of the VCO is just  $Mf_c/2KN$  or  $f_c/K$  for  $M = 2N$ .

Thus the simple first-order phase-locked-loop with an adjustable K-counter is the equivalent of an analog phase-locked-loop with a programmable VCO gain.




Fig. 6 DPLL using EXCLUSIVE-OR phase detection.




Fig. 7 DPLL using both phase detectors in a ripple-cancelation scheme.



Fig. 8 Timing diagram: I/D<sub>OUT</sub> in-lock condition.

Fig. 9 Timing diagram: edge-controlled phase comparator waveforms.




Fig. 10 Timing diagram: EXCLUSIVE-OR phase detector waveforms.

**DC CHARACTERISTICS FOR 74HC**

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard/bus driver

I<sub>CC</sub> category: MSI**AC CHARACTERISTICS FOR 74HC**GND = 0 V; t<sub>r</sub> = t<sub>f</sub> = 6 ns; C<sub>L</sub> = 50 pF

SYMBOL	PARAMETER	T <sub>amb</sub> (°C)						UNIT	TEST CONDITIONS		
		74HC							V <sub>CC</sub> V	WAVEFORMS	
		+25			-40 to +85		-40 to +125				
		min.	typ.	max.	min.	max.	min.	max.			
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay I/DCP to I/DOUT	50 18 14	175 35 30		220 44 37		265 53 45		ns	2.0 4.5 6.0	
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay φA <sub>1</sub> , φB to XORPDOUT	44 16 13	160 32 27		200 40 34		240 48 41		ns	2.0 4.5 6.0	
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay φB, φA <sub>2</sub> to ECPDOUT	61 22 18	220 44 37		275 55 47		330 66 56		ns	2.0 4.5 6.0	
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time: bus driver output; I/DOUT (pin 7)	14 5 4	60 12 10		75 15 13		90 18 15		ns	2.0 4.5 6.0	
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time: standard outputs; XORPDOUT, ECPDOUT (pins 11, 12)	19 7 6	75 15 13		95 19 16		110 22 19		ns	2.0 4.5 6.0	
t <sub>W</sub>	clock pulse width KCP	80 16 14	22 8 6		100 20 17		120 24 20		ns	2.0 4.5 6.0	
t <sub>W</sub>	clock pulse width I/DCP	100 20 17	28 10 8		125 25 21		150 30 26		ns	2.0 4.5 6.0	
t <sub>su</sub>	set-up time D/U, ENCTR to KCP	120 24 20	33 12 10		150 30 26		180 36 31		ns	2.0 4.5 6.0	
t <sub>h</sub>	hold time D/U, ENCTR to KCP	0 0 0	-19 -7 -6		0 0 0		0 0 0		ns	2.0 4.5 6.0	
f <sub>max</sub>	maximum clock pulse frequency KCP	6.0 30 35	19 57 68		4.8 24 28		4.0 20 24		MHz	2.0 4.5 6.0	
f <sub>max</sub>	maximum clock pulse frequency I/DCP	4.0 20 24	12 37 44		3.2 16 19		2.6 13 15		MHz	2.0 4.5 6.0	

**DC CHARACTERISTICS FOR 74HCT**

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard/bus driver

I<sub>CC</sub> category: MSI**Note to HCT types**

The value of additional quiescent supply current ( $\Delta I_{CC}$ ) for a unit load of 1 is given in the family specifications.  
 To determine  $\Delta I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

INPUT	UNIT LOAD COEFFICIENT
ENCTR, D/ $\bar{U}$	0.3
A, B, C, D'	0.6
K <sub>CP</sub> , $\phi A_2$	
I/D <sub>CP</sub> , $\phi A_1$ ,	
$\phi B$	1.5

**AC CHARACTERISTICS FOR 74HCT**GND = 0 V, t<sub>r</sub> = t<sub>f</sub> = 6 ns; C<sub>L</sub> = 50 pF

SYMBOL	PARAMETER	T <sub>amb</sub> (°C)							UNIT	TEST CONDITIONS				
		74HCT								V <sub>CC</sub> V	WAVEFORMS			
		+25		-40 to +85		-40 to +125								
		min.	typ.	max.	min.	max.	min.	max.						
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay I/D <sub>CP</sub> to I/D <sub>OUT</sub>		21	35		44		53	ns	4.5	Fig. 11			
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay $\phi A_1, \phi B$ to XORPD <sub>OUT</sub>		16	32		40		48	ns	4.5	Fig. 12			
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay $\phi B, \phi A_2$ to ECPD <sub>OUT</sub>		22	44		55		66	ns	4.5	Fig. 13			
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time bus driver output I/D <sub>OUT</sub> (pin 7)		5	12		15		18	ns	4.5	Fig. 11			
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time standard outputs XORPD <sub>OUT</sub> , ECPD <sub>OUT</sub> (pins 11, 12)		7	15		19		22	ns	4.5	Figs 12 and 13			
t <sub>W</sub>	clock pulse width K <sub>CP</sub>	16	8		20		24		ns	4.5	Fig. 14			
t <sub>W</sub>	clock pulse width I/D <sub>CP</sub>	25	13		31		38		ns	4.5	Fig. 11			
t <sub>su</sub>	set-up time D/U, EN <sub>CTR</sub> to K <sub>CP</sub>	24	13		30		36		ns	4.5	Fig. 14			
t <sub>h</sub>	hold time D/U, EN <sub>CTR</sub> to K <sub>CP</sub>	0	-8		0		0		ns	4.5	Fig. 14			
f <sub>max</sub>	maximum clock pulse frequency K <sub>CP</sub>	30	62		24		20		MHz	4.5	Fig. 14			
f <sub>max</sub>	maximum clock pulse frequency I/D <sub>CP</sub>	20	36		16		13		MHz	4.5	Fig. 11			

## AC WAVEFORMS




Fig. 11 Waveforms showing the clock ( $I/D_{CP}$ ) to output ( $I/D_{OUT}$ ) propagation delays, the clock pulse width, output transition times and maximum clock pulse frequency.




Fig. 14 Waveforms showing the clock ( $K_{CP}$ ) pulse width and the maximum clock pulse frequency, and the input ( $D/U, EN_{CTR}$ ) to clock ( $K_{CP}$ ) set-up and hold times.




Fig. 12 Waveforms showing the phase input ( $\phi_B, \phi_{A_1}$ ) to output ( $XORPD_{OUT}$ ) propagation delays and output transition times.

## Note to Fig. 14

The shaded areas indicate when the input is permitted to change for predictable output performance.




Fig. 13 Waveforms showing the phase input ( $\phi_B, \phi_{A_2}$ ) to output ( $ECPD_{OUT}$ ) propagation delays and output transition times.

## Note to AC waveforms

(1) HC :  $V_M = 50\%$ ;  $V_I = GND$  to  $V_{CC}$ .  
HCT:  $V_M = 1.3V$ ;  $V_I = GND$  to 3V.