



Dual Precision JFET High Speed Operational Amplifier

ANALOG DEVICES INC

OP-249

1.1 Scope.

This specification covers the detail requirement for a dual precision JFET input operational amplifier. It is highly recommended that this data sheet be used as a baseline for new military or aerospace specification control drawings.

1.2 Part Number.

The complete part numbers per Table 1 of this specification is as follows:

Device	Part Number	Package
-1	OP-249AJ/883	J
-1	OP-249AZ/883	Z
-1	OP-249ARC/883	RC

1.2.3 Case Outline.

Letter Case Outline (Lead Finish Per MIL-M-38510)

J	8-Lead Metal Can (TO-99)
Z	8-Lead Ceramic Dual-in-Line Package (Cerdip)
RC	20-Contact Hermetic Leadless Chip Carrier (LCC)

1.3 Absolute Maximum Ratings.* ($T_A = +25^\circ\text{C}$ unless otherwise noted)

Supply Voltage	$\pm 18\text{ V}$
Differential Input Voltage	Supply Voltage
Input Voltage	Supply Voltage
Output Short-Circuit Duration	Indefinite
Operating Temperature Range	-55°C to $+125^\circ\text{C}$
Storage Temperature Range	-65°C to $+150^\circ\text{C}$
Lead Temperature Range (Soldering 60 sec)	$+300^\circ\text{C}$
Maximum Junction Temperature (T_J)	$+175^\circ\text{C}$

NOTE

*CAUTION: a. Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation at above this specification is not implied. Exposure to the above maximum rating conditions for extended periods may affect device reliability. b. Remove power before inserting or removing units from their sockets.

1.5 Thermal Characteristics.¹

Thermal Resistance θ_{JC}	$= 16^\circ\text{C/W}$ max for J Package
θ_{JA}	$= 145^\circ\text{C/W}$ max for J Package
θ_{JC}	$= 12^\circ\text{C/W}$ max for Z Package
θ_{JA}	$= 134^\circ\text{C/W}$ max for Z Package
θ_{JC}	$= 32^\circ\text{C/W}$ max for RC Package
θ_{JA}	$= 88^\circ\text{C/W}$ max for RC Package

NOTE

¹ θ_{JA} is specified for device in socket for cerdip and mounted to PC board for LCC.

OP-249—SPECIFICATIONS

0816800 0041249 172 ■ ANA

Table 1.

Test	Symbol	Device Types	Limits		Group A Subgroups	Test Condition ¹	Units
Input Offset Voltage	V_{OS}	-1		0.5	1	$T_A = +25^\circ\text{C}$	mV
				1.0	2, 3	$T_A = -55^\circ\text{C}, +125^\circ\text{C}$	
Average Input Offset Drift	TCV_{OS}	-1		5	8	$T_A = -55^\circ\text{C}, +125^\circ\text{C}$	$\mu\text{V}/^\circ\text{C}$
Input Offset Current	I_{OS}	-1		25	1	$T_A = +25^\circ\text{C}$	pA
				4	3	$T_A = +125^\circ\text{C}$	
Input Bias Current	I_B	-1		75	1	$T_A = +25^\circ\text{C}$	pA
				20	3	$T_A = +125^\circ\text{C}$	
Large Signal Voltage Gain	A_{VO}	-1	1000		4	$V_O = \pm 10\text{ V}, R_L \geq 2\text{ k}\Omega$ $T_A = +25^\circ\text{C}$	V/mV
			500		5, 6	$V_O = \pm 10\text{ V}, R_L \geq 2\text{ k}\Omega$ $T_A = -25^\circ\text{C}, +125^\circ\text{C}$	
Output Voltage Swing	V_O	-1	± 12		4	$R_L \geq 2\text{ k}\Omega, T_A = +25^\circ\text{C}$	V
			± 12		5, 6	$R_L \geq 2\text{ k}\Omega; T_A = -55^\circ\text{C}, +125^\circ\text{C}$	
Output Short Circuit Limit	I_{SC}	-1	± 20	± 50	1	$V_O = \text{GND}, T_A = +25^\circ\text{C}$	mA
			± 10	± 60	2, 3	$V_O = \text{GND}; T_A = -55^\circ\text{C}, +125^\circ\text{C}$	
Supply Current	I_{SY}	-1		7	1	$V_O = 0\text{ V}, \text{No Load}, T_A = +25^\circ\text{C}$	mA
				7	2, 3	$V_O = 0\text{ V}, \text{No Load}; T_A = -55^\circ\text{C}, +125^\circ\text{C}$	
Slew Rate	SR	-1	18		7	$A_{VCL} = +1, R_L = 2\text{ k}\Omega$ $C_L = 50\text{ pF}, T_A = +25^\circ\text{C}$	V/ μs
Common-Mode Rejection Ratio	CMRR	-1	80		1	$V_{CM} = \text{IVR} = \pm 11\text{ V}, T_A = +25^\circ\text{C}$	dB
			76		2, 3	$V_{CM} = \text{IVR} = \pm 11\text{ V}; T_A = -55^\circ\text{C}, +125^\circ\text{C}$	
Power Supply Rejection	PSR	-1		31.6	1	$V_S = \pm 4.5\text{ V to } \pm 18\text{ V}, T_A = +25^\circ\text{C}$	$\mu\text{V/V}$
				50.0	2, 3	$V_S = \pm 4.5\text{ V to } \pm 18\text{ V}; T_A = -55^\circ\text{C}, +125^\circ\text{C}$	
Input Voltage Range ²	IVR	-1	± 11		1	$T_A = +25^\circ\text{C}$	V
			± 11		2, 3	$T_A = -55^\circ\text{C}, +125^\circ\text{C}$	
Settling Time	t_s	-1		1.2	9	10 V Step, 0.01%, $T_A = +25^\circ\text{C}$	μs

NOTES

¹ $V_S = \pm 15\text{ V}, V_{CM} = 0\text{ V}$, unless otherwise specified.

²Input voltage range (IVR) is guaranteed by common-mode rejection ratio (CMRR) test.

ANALOG DEVICES INC


65E D

Table 2. Electrical Test Requirements


MIL-STD-883 Test Requirements	Group A Subgroups (See Table 1)
Interim Electrical Parameters (Pre-Burn-In)	1
Final Electrical Test Parameters	1,* 2, 3, 4, 5, 6
Group A Test	1, 2, 3, 4, 5, 6, 7, 8, 9

*PDA applies to Subgroup 1 only. No other subgroups are included in PDA. V_{OS} is excluded from PDA.


3.2.1. Functional Block Diagram and Terminal Assignments.




20-Position LCC
(RC Suffix)



8-Pin Ceramic DIP
(Z Suffix)



TO-99
(J Suffix)



3.2.4 Microcircuit Technology Group.

This microcircuit is covered by technology group (49).

4.2.1 Life Test/Burn-In Circuit.

Steady state life test is per MIL-STD-883 Method 1005. Burn-in is per MIL-STD-883 Method 1015 test condition (C).

