

May 2001 Revised May 2001

74LCXZ163245 16-Bit Dual Supply Translating Transceiver with 3-STATE Outputs (Preliminary)

General Description

The 74LCXZ163245 is a dual supply, 16-bit, translating transceiver that is designed for two-way asynchronous communication between busses at different supply voltages. This device is suited for PCMCIA and other real-time configurable I/O applications that utilize mixed power supplies.

The 74LCXZ163245 is designed to Power-Up and Power-Down into a High Impedance state (outputs disabled). The feature eliminates the need to power-up in a specific sequence to avoid drawing excessive current.

The A Port interfaces with the higher voltage bus (3.0V to 5.5V), and the B Port interfaces with the lower voltage bus (2.3V to 3.6V). This dual supply design allows for translation from low voltage busses (2.3V to 3.6V) to busses at a higher potential, up to 5.5V. The 74LCXZ163245 is intended to be used in applications where the A Port is connected to the PCMCIA card slots, and the B Port is connected to the 3.0V host system.

Furthermore, when both $\overline{\text{OE}}$'s are HIGH, the A Port I/O pins are disabled, and both A Port I/O connections and A Port V_{CC} are allowed to float. This feature permits PCMCIA cards to be inserted and removed during normal operation.

The Transmit/Receive (T/ \overline{R}) input determines the direction of data flow. Transmit (active-HIGH) enables data from A Ports to B Ports; Receive (active-LOW) enables data from B Ports to A Ports. The Output Enable (\overline{OE}_1 , \overline{OE}_2) inputs, when HIGH, disable their associated ports by placing the I/Os in HIGH-Z condition. The 74LCXZ163245 is designed

so that the control pins $(T/\overline{R}_n, \overline{OE}_n)$ are powered by V_{CCB} , so that V_{CCA} may be removed when the I/Os are disabled.

The 74LCXZ163245 is suitable for mixed voltage applications such as notebook computers using a 3.3V CPU and 5.0V peripheral components. It is fabricated with an Advanced CMOS technology to achieve high speed operation while maintaining low CMOS power dissipation.

Features

- Bidirectional interface between 3V busses and 5V busses
- Supports live insertion and withdrawal (Note 1)
- Outputs source/sink up to 24 mA
- Uses patented Quiet Series[™] noise/EMI reduction circuitry
- Functionally compatible with the 74 series 16245
- Port A I/O may be disabled by use of OEn or removal of A Port V_{CC}
- Port A V_{CC} may be removed when OE_n is used to disable I/O's
- Port A $\frac{V_{CC}}{OE_n}$ removal may occur coincident with rising edge of \overline{OE}_n
- Configurable as one 16-bit or two 8-bit transceivers
- Unrestricted power-up sequencing

Note 1: To ensure the high impedance state during power up or down $\overline{\text{OE}}$ should be tied to V_{CC} through a pull-up resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.


Ordering Code:

Order Number	Package Number	Package Description
74LCXZ163245MTD	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Devices also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code

Quiet Series™ is a trademark of Fairchild Semiconductor Corporation.

Logic Symbol



Connection Diagram

⊺/R 1	1	\cup	48	L	ŌE ₁
В ₀ —	2		47		Α0
В, —	3		46	L	Α ₁
GND —	4		45	H	GND
В ₂ —	5		44	H	A2
В3 —	6		43	⊢	A3
V _{CCB} —	7		42	⊢	V _{CCA}
В ₄ —	8		41	⊢	A4
В ₅ —	9		40	⊢	A ₅
GND —	10		39	⊢	GND
В ₆ —	11		38	⊦	A ₆
B ₇ —	12		37	⊦	A ₇
В ₈ —	13		36	H	A ₈
В ₉ —	14		35	⊦	A ₉
GND —	15		34	⊢	GND
B ₁₀ —	16		33	⊢	A _{1 0}
B _{1 1} —	17		32	⊢	A _{1 1}
v _{cce} —	18		31	⊢	V _{CCA}
B _{1 2} —	19		30	┢	A ₁₂
B _{1 3} —	20		29	H	A _{1 3}
GND —	21		28	r	GND
B _{1 4} —	22		27	r	A _{1.4}
B _{1.5} —	23		26	r	A _{1.5}
τ/R ₂ —	24		25	卜	OE ₂
				•	

Pin Descriptions

Pin Names	Description				
OE _n Output Enable Input (Active LOW)					
T/\overline{R}_n	Transmit/Receive Input				
A ₀ -A ₁₅	Side A Inputs or 3-STATE Outputs				
B ₀ -B ₁₅	Side B Inputs or 3-STATE Outputs				

Truth Tables

Inp	outs	Outrot			
OE ₁	T/R ₁	Outputs			
L	L	Bus B ₀ –B ₇ Data to Bus A ₀ –A ₇			
L	Н	Bus A ₀ -A ₇ Data to Bus B ₀ -B ₇			
Н	X	HIGH Z State on A ₀ -A ₇ , B ₀ -B ₇			

Inp	uts	Outputs
OE ₂	T/R ₂	Outputs
L	L	Bus B ₈ –B ₁₅ Data to Bus A ₈ –A ₁₅
L	Н	Bus B ₈ –B ₁₅ Data to Bus A ₈ –A ₁₅ Bus A ₈ –A ₁₅ Data to Bus B ₈ –B ₁₅
Н	X	HIGH-Z State on A ₈ -A ₁₅ , B ₈ -B ₁₅


- H = HIGH Voltage Level
- L = LOW Voltage Level
- X = Immaterial (HIGH or LOW, inputs may not float)
 Z = High Impedance


LCXZ163245 Translator Power Up Note

The LCXZ163245 Translator is designed with two separate $\rm V_{CC}$ power rails. $\rm V_{CCA}$ is the higher potential rail, operating at 3.0 to 5.5 volts, and $\ensuremath{\text{V}_{\text{CCB}}}$ is the lower potential rail, operating at 2.3 to 3.6 volts. The control pins of the device $(\overline{OE}_n, T/\overline{R}_n)$ are supplied by the V_{CCB} rail.

The LCXZ163245 will remain in high impedance mode (outputs are disabled) when $V_{\mbox{\footnotesize CCA}}$ and/or $\dot{V_{\mbox{\footnotesize CCB}}}$ is between 0 volts and 1.5 volts during power up. Placing the outputs in a high impedance (Z) state prevents intermittent low impedance loading or glitching in bus oriented applications. To ensure the high impedance state during power up beyond a $\ensuremath{\text{V}_{\text{CC}}}$ of 1.5V and also during power down, the $\overline{\text{OE}}_n$ pin should be tied to V_{CCB} through a pull up resistor. The minimum value of this resistor is determined by the current-sourcing capability of the device driving the \overline{OE}_n

Logic Diagrams





Note: Please note that these diagrams are provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Symbol	Parameter	Value	Conditions	Units
V_{CCA}, V_{CCB}	Supply Voltage	-0.5 to +7.0		V
V _I	DC Input Voltage	-0.5 to +7.0	OE, T/R Control Pins	V
V _{I/O}	DC Output Voltage	-0.5 to +7.0	Outputs 3-STATE	
		-0.5 to V_{CCA} $+0.5$	A Outputs in HIGH or LOW State (Note 3)	V
		-0.5 to V_{CCB} $+0.5$	B Outputs in HIGH or LOW State (Note 3)	
I _{IK}	DC Input Diode Current	-50	$V_I < GND(\overline{OE}, T/\overline{R})$	mA
I _{OK}	DC Output Diode Current	-50	V _O < GND	mA
		±50	V _O > V _{CC}	IIIA
Io	DC Output Source or Sink Current	±50		mA
I _{CC}	DC Supply Current per Supply Pin	±100		mA
I _{GND}	DC Ground Current per Ground Pin	±100		mA
T _{STG}	Storage Temperature	-65 to +150		°C

Recommended Operating Conditions (Note 4)

Symbol	Parameter	Min	Max	Units	
V _{CC}	Supply Voltage	V_{CCB}	2.3	3.6	V
		V_{CCA}	3.0	5.5	V
VI	Input Voltage @ OE, T/R		0	5.5	V
V _{I/O}	Output Voltage A _n HIGH or LC	W State	0	V _{CCA}	
	B _n HIGH or LC	W State	0	V _{CCB}	V
		3-STATE	0	5.5	
T _A	Free Air Operating Temperature		-40	85	°C
Δt/ΔV	Input Edge Rate, V _{IN} = 0.8V - 2.0V, V _{CCB} = 2.3V - 3.6V, V _{CCA} = 4.5V - 5	.5V		10	ns/V

Note 2: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 3: $I_{\rm O}$ Absolute Maximum Rating must be observed.

Note 4: Unused inputs or I/O's must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

Symbol	Parame	otor	V _{CCB}	V _{CCA}	T _A = -40°	C to +85°C	Units	Conditions
Symbol	Farameter		(V)	(V)	Min	Max	Units	Conditions
V _{IHA}	Minimum HIGH	A _n	2.3	3.0	2.0			
	Level Input		3.0	3.6	2.0			
	Voltage		3.6	5.5	2.0		V	
V _{IHB}		B _n	2.3	3.0	1.7		V	
		OE	3.0	3.6	2.0			
		T/R	3.6	5.5	2.0			
V _{ILA}	Maximum LOW	A _n	2.7	3.0		0.8		
	Level Input		3.0	3.6		0.8		
	Voltage		3.6	5.5		0.8	V	
V _{ILB}		B _n	2.7	3.0		0.7	V	
		OE	3.0	3.6		0.8		
		T/R	3.6	5.5		0.8		

DC Electrical Characteristics (Continued)

	T		V _{CCB}	V _{CCA}	T _A = -40°0	C to +85°C			
Symbol	Paramete	er	(V)	(V)	Min	Max	Units	Conditions	
V _{OHA}	Minimum HIGH Level		2.3	3.0	V _{CCA} -0.2			I _{OUT} = -100 μA	
OTIA	Output Voltage		2.3	3.0	2.4			$I_{OH} = -4 \text{ mA}$	
	, ,		2.3	3.0	2.0			I _{OH} = -24 mA	
			2.7	3.0	2.4			I _{OH} = -4 mA	
			2.7	4.5	3.7		V	I _{OH} = -24 mA	
V _{OHB}			2.3	3.0	V _{CCB} -0.2			I _{OUT} = -100 μA	
OND			2.3	3.0	1.8			$I_{OH} = -4 \text{ mA}$	
			2.3	4.5	2.2			I _{OH} = -24 mA	
			3.0	4.5	2.2			I _{OH} = -24 mA	
V _{OLA}	Maximum LOW Level		2.3	3.0		0.2		I _{OUT} = 100 μA	
	Output Voltage		2.3	3.0		0.8		I _{OL} = 24 mA	
	,		2.3	3.0		0.6		I _{OL} = 4 mA	
			3.6	4.5		0.7	V	I _{OL} = 24 mA	
V _{OLB}			3.0	3.0		0.2		I _{OUT} = 100 μA	
			2.3	3.0		0.6		$I_{OL} = 4 \text{ mA}$	
			3.0	4.5		0.8		I _{OL} = 24 mA	
I _{IN}	Maximum Input		3.6	3.6					
	Leakage Current @		3.6	5.5		±5.0	μΑ	$V_I = V_{CCB}$ or GND	
	OE, T/R								
I _{OZA}	Maximum 3-STATE		3.6	3.6		±5.0		$V_I = V_{IL}, V_{IH},$	
	Output Leakage		3.6	5.5		±5.0	μΑ	$\overline{OE} = V_{CCB}$	
	@ A _n							$V_O = V_{CCA}$, GND	
I _{OZB}	Maximum 3-STATE		3.6	3.6		±5.0		$V_I = V_{IL}, V_{IH},$	
	Output Leakage		3.6	5.5		±5.0	μΑ	OE = V _{CCB}	
	@ B _n							$V_O = V_{CCB}$, GND	
Δl _{CC}	Maximum	B_n , \overline{OE} , T/\overline{R}	3.6	5.5		500	μΑ	V _I = V _{CCB} -0.6V	
	I _{CC} /Input	A _n	3.6	5.5		2.0	mA	V _I = V _{CCA} -2.1V	
I _{CCA1}	Quiescent V _{CCA}							$A_n = V_{CCA}$ or GND	
	Supply Current		3.6	Open		50	μΑ	$B_n = Open, \overline{OE} = V_{CCB},$	
	as A Port Floats							$T/\overline{R} = V_{CCB}, V_{CCA} = Open$	
I _{CCA2}	Quiescent V _{CCA}		3.6	3.6		50		$A_n = V_{CCA}$ or GND,	
	Supply Current		3.6	5.5		80	μΑ	$B_n = V_{CCB}$ or GND,	
								$\overline{OE} = GND, T/\overline{R} = GND$	
I _{CCB}	Quiescent V _{CCB}		3.6	3.6		50		$A_n = V_{CCA}$ or GND,	
	Supply Current		3.6	5.5		50	μΑ	$B_n = V_{CCB}$ or GND,	
								$\overline{OE} = GND, T/\overline{R} = V_{CCB}$	
I _{PU/PD}	Power Up 3-STATE O	utput Current	0-1.5	0-1.5		±5.0	μА	$V_O = 5V$ to V_{CC}	
								$V_I = GND \text{ or } V_{CC}$	

Dynamic Switching Characteristics

Symbol	Parameter	Conditions	V _{CCB}	V _{CCA} (V)	T _A = +25°C	Units
V _{OLPB}	Quiet Output Dynamic	$C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	2.5	3.3	0.4	V
	Peak V _{OL} , A to B		3.3	5.0	0.4	V
V _{OLPA}	Quiet Output Dynamic	$C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	2.5	3.3	0.4	V
	Peak V _{OL} , B to A		3.3	5.0	0.8	V
V _{OLVB}	Quiet Output Dynamic	$C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	2.5	3.3	-0.4	
	Valley V _{OL} , A to B		3.3	5.0	-0.4	V
V _{OLVA}	Quiet Output Dynamic	$C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	2.5	3.3	-0.4	V
	Valley V _{OL} , B to A		3.3	5.0	-0.8	V

AC Electrical Characteristics

Symbol	Parameter	C _L = V _{CCB} = 3	$T_{A} = -40^{\circ}\text{C to } +85^{\circ}\text{C}$ $C_{L} = 50 \text{ pF}$ $V_{CCB} = 3.3\text{V} \pm 0.3\text{V}$ $V_{CCA} = 5.0\text{V} \pm 0.5\text{V}$		$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$ $C_L = 30 \text{ pF}$ $V_{CCB} = 2.5\text{V} \pm 0.2\text{V}$ $V_{CCA} = 5.0\text{V} \pm 0.5\text{V}$		
		Min	Max	Min	Max	†	
t _{PHL}	Propagation Delay A to B	1.0	6.5	1.0	6.0	ns	
t _{PHL}	Propagation Delay B to A	1.0	6.5	1.0	6.0	ns	
t _{PZL}	Output Enable Time OE to B	1.0	9.0	1.0	10.5	ns	
t _{PZL}	Output Enable Time OE to A	1.0	9.0	1.0	10.0	ns	
t _{PHZ}	Output Disable Time OE to B	1.0	9.5	1.0	10.0	ns	
t _{PHZ}	Output Disable Time OE to A	1.0	9.5	1.0	10.5	ns	
t _{OSHL}	Output to Output Skew (Note 5) Data to Output		1.0		1.0	ns	

Note 5: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t_{OSHL}) or LOW-to-HIGH (t_{OSLH}). Parameter guaranteed by design.

Note: Typical values at $\rm V_{CCA}$ = 3.3V, $\rm V_{CCB}$ = 5.0V @ 25°C.


Note: Typical values at $V_{CCA} = 3.3V$, $V_{CCB} = 3.3V$ @ 25°C.

Capacitance

Symbol	Parameter		Тур	Units	Conditions
C _{IN}	Input Capacitance		4.5	pF	V _{CC} = Open
C _{I/O}	Input/Output Capacitance		10	pF	V _{CCA} = 5.0V
					V _{CCB} = 2.5V, 3.3V
C _{PD}	Power Dissipation	A→B	40	pF	V _{CCB} = 2.5V, 3.3V
	Capacitance (Note 6)	B→A	65	pF	V _{CCA} = 5.0V

Note 6: C_{PD} is measured at 10 MHz.


I/O Application for PCMCIA Cards Block Diagram



The LCXZ163245 is a 48-pin dual supply device well suited for PCMCIA I/O applications. Ideal for low power notebook designs, the LCXZ163245 consumes less than 1 mW of quiescent power in all modes of operation. The LCXZ163245 meets all PCMCIA I/O voltage requirements at 5V and 3.3V operation. By tying V_{CCB} of the LCXZ163245 to the card voltage supply, the PCMCIA card will always experience rail to rail output swings, maximizing the reliability of the interface.

The V_{CCB} pin on the LCXZ163245 must always be tied to a 3V power supply. This voltage connection provides internal references needed to account for variations in V_{CCA} . When connected as in the figure above, the LCXZ163245 meets all the voltage and current requirements of the ISA bus standard (IEEE P996).

Please reference Application Note AN-5001 for more detailed information on using Fairchild's LVX Low Voltage Dual Supply CMOS Translating Transceivers.



48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Package Number MTD48

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com