# Triple Wideband, Current-Feedback OPERATIONAL AMPLIFIER With Disable 

## FEATURES

- FLEXIBLE SUPPLY RANGE: +5 V to +12 V
- UNITY-GAIN STABLE: 400MHz ( $\mathrm{G}=1$ )
- HIGH OUTPUT CURRENT: 190 mA
- OUTPUT VOLTAGE SWING: $\pm 4.0 \mathrm{~V}$
- HIGH SLEW RATE: 2100V/ $\mu \mathrm{s}$
- LOW SUPPLY CURRENT: $5.1 \mathrm{~mA} / \mathrm{ch}$
- LOW DISABLED CURRENT: $150 \mu \mathrm{~A} / \mathrm{ch}$
- IMPROVED HIGH FREQUENCY PINOUT
- WIDEBAND +5V OPERATION: $230 \mathrm{MHz}(\mathrm{G}=+2)$


## APPLICATIONS

## - RGB AMPLIFIERS

- WIDEBAND INA
- BROADBAND VIDEO BUFFERS
- HIGH SPEED IMAGING CHANNELS
- PORTABLE INSTRUMENTS
- ADC BUFFERS
- ACTIVE FILTERS
- CABLE DRIVERS



## DESCRIPTION

The OPA3691 sets a new level of performance for broadband triple current-feedback op amps. Operating on a very low $5.1 \mathrm{~mA} / \mathrm{ch}$ supply current, the OPA3691 offers a slew rate and output power normally associated with a much higher supply current. A new output stage architecture delivers a high output current with minimal voltage headroom and crossover distortion. This gives exceptional singlesupply operation. Using a single +5 V supply, the OPA3691 can deliver a 1 V to 4 V output swing with over 120 mA drive current and 150 MHz bandwidth. This combination of features makes the OPA3691 an ideal RGB line driver or single-supply Analog-to-Digital Converter (ADC) input driver.
The OPA3691's low $5.1 \mathrm{~mA} / \mathrm{ch}$ supply current is precisely trimmed at $25^{\circ} \mathrm{C}$. This trim, along with low drift over temperature, ensures lower maximum supply current than competing products. System power may be further reduced by using the optional disable control pin. Leaving this disable pin open, or holding it HIGH, gives normal operation. If pulled LOW, the OPA3691 supply current drops to less than $150 \mu \mathrm{~A} / \mathrm{ch}$ while the output goes into a high impedance state. This feature may be used for power savings.

OPA3691 RELATED PRODUCTS

|  | SINGLES | DUALS | TRIPLES |
| :--- | :---: | :---: | :---: |
| Voltage Feedback | OPA690 | OPA2690 | OPA3690 |
| Current Feedback | OPA691 | OPA2691 | OPA3681 |
| Fixed Gain | OPA692 | OPA2682 | OPA3692 |

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Power Supply ...................................................................... $\pm 6.5 \mathrm{VDC}$ |  |
| :---: | :---: |
| Internal Power Dissipation(2) | See Thermal Information |
| Differential Input Voltage | . $\pm 1.2 \mathrm{~V}$ |
| Input Voltage Range | . $\pm \mathrm{V}_{\text {S }}$ |
| Storage Temperature Range: ID, IDBQ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Lead Temperature (soldering, 10s) | ...... $+300^{\circ} \mathrm{C}$ |
| Junction Temperature ( $\mathrm{T}_{\mathrm{J}}$ ) | $+175^{\circ} \mathrm{C}$ |

NOTES: (1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. (2) Packages must be derated based on specified $\theta_{\mathrm{JA}}$. Maximum $\mathrm{T}_{\mathrm{J}}$ must be observed.

## ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## PACKAGE/ORDERING INFORMATION

| PRODUCT | PACKAGE-LEAD | PACKAGE <br> DESIGNATOR |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OPA3691IDBQ |  |  |
| $"$ |  |  | | SSOP-16 Surface-Mount |
| :---: |
| $"$ |

NOTE: (1) For the most current specifications and package information, refer to our web site at www.ti.com. (2) OPA3691ID available Q1 2002.

## PIN CONFIGURATION

Top View


## ELECTRICAL CHARACTERISTICS: $\mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}$

$R_{F}=499 \Omega, R_{L}=100 \Omega$, and $G=+2$, (see Figure 1 for $A C$ performance only), unless otherwise noted.

| PARAMETER | CONDITIONS | OPA3691ID, IDBQ |  |  |  |  |  | $\begin{array}{\|c\|} \hline \text { TEST } \\ \text { LEVEL }^{(1)} \end{array}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | TYP | MIN/MAX OVER TEMPERATURE |  |  |  |  |  |
|  |  | $+25^{\circ} \mathrm{C}$ | $+25^{\circ} \mathrm{C}^{(2)}$ | $\begin{gathered} 0^{\circ} \mathrm{C} \text { to } \\ 70^{\circ} \mathrm{C}^{(3)} \end{gathered}$ | $\begin{aligned} & -40^{\circ} \mathrm{C} \text { to } \\ & +85^{\circ} \mathrm{C} \text { (3) } \end{aligned}$ | UNITS | MIN/ <br> MAX |  |
| AC PERFORMANCE (see Figure 1) <br> Small-Signal Bandwidth ( $\mathrm{V}_{\mathrm{O}}=0.5 \mathrm{Vp}-\mathrm{p}$ ) |  |  |  |  |  |  |  |  |
|  | $\mathrm{G}=+1, \mathrm{R}_{\mathrm{F}}=549 \Omega$ | 400 |  |  |  | MHz | typ | C |
|  | $\mathrm{G}=+2, \mathrm{R}_{\mathrm{F}}=499 \Omega$ | 350 |  |  |  | MHz | typ | C |
|  | $\mathrm{G}=+5, \mathrm{R}_{\mathrm{F}}=365 \Omega$ | 320 |  |  |  | MHz | typ | C |
|  | $\mathrm{G}=+10, \mathrm{R}_{\mathrm{F}}=182 \Omega$ | 200 |  |  |  | MHz | typ | C |
| Bandwidth for 0.1 dB Gain Flatness | $\mathrm{G}=+2, \mathrm{~V}_{\mathrm{O}}=0.5 \mathrm{Vp}-\mathrm{p}$ | 35 |  |  |  | MHz | typ | C |
| Peaking at a Gain of +1 | $\mathrm{R}_{\mathrm{F}}=453, \mathrm{~V}_{\mathrm{O}}=0.5 \mathrm{Vp}-\mathrm{p}$ | 1 |  |  |  | dB | typ | C |
| Large Signal Bandwidth | $\mathrm{G}=+2, \mathrm{~V}_{\mathrm{O}}=5 \mathrm{Vp}-\mathrm{p}$ | 300 |  |  |  | MHz | typ | C |
| Slew Rate | $\mathrm{G}=+2,4 \mathrm{~V}$ Step | 2100 |  |  |  | V/us | typ | C |
| Rise-and-Fall Time | $\mathrm{G}=+2, \mathrm{~V}_{\mathrm{O}}=0.5 \mathrm{~V}$ Step | 1.7 |  |  |  | ns | typ | C |
| Settling Time to $0.02 \%$ | $\mathrm{G}=+2,5 \mathrm{~V}$ Step | 2.0 |  |  |  | ns | typ | C |
|  | $\mathrm{G}=+2, \mathrm{~V}_{\mathrm{O}}=2 \mathrm{~V}$ Step | 14 |  |  |  | ns | typ | C |
|  | $\mathrm{G}=+2, \mathrm{~V}_{\mathrm{O}}=2 \mathrm{~V}$ Step | 10 |  |  |  | ns | typ | C |
| Harmonic Distortion 2nd Harmonic | $\mathrm{G}=+2, \mathrm{f}=5 \mathrm{MHz}, \mathrm{V}_{\mathrm{O}}=2 \mathrm{Vp}-\mathrm{p}$ |  |  |  |  |  |  |  |
|  | $R_{L}=100 \Omega$ | -71 |  |  |  | dBc | typ | C |
|  | $\mathrm{R}_{\mathrm{L}} \geq 500 \Omega$ | -80 |  |  |  | dBc | typ | C |
| 3rd Harmonic | $\mathrm{R}_{\mathrm{L}}=100 \Omega$ | -76 |  |  |  | dBc | typ | C |
|  | $\mathrm{R}_{\mathrm{L}} \geq 500 \Omega$ | -92 |  |  |  | dBc | typ | C |
| Input Voltage Noise | $f>1 \mathrm{MHz}$ | 2.2 |  |  |  | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ | typ | C |
| Noninverting Input Current Noise | $\mathrm{f}>1 \mathrm{MHz}$ | 12 |  |  |  | $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ | typ | C |
| Inverting Input Current Noise | $f>1 \mathrm{MHz}$ | 15 |  |  |  | $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ | typ | C |
| Differential Gain | $\mathrm{G}=+2, \mathrm{NTSC}, \mathrm{V}_{\mathrm{O}}=1.4 \mathrm{Vp}, \mathrm{R}_{\mathrm{L}}=150 \Omega$ | 0.001 |  |  |  | \% | typ | C |
|  | $\mathrm{R}_{\mathrm{L}}=37.5 \Omega$ | 0.008 |  |  |  | \% | typ | C |
| Differential PhaseCrosstalk | $\mathrm{G}=+2, \mathrm{NTSC}, \mathrm{V}_{\mathrm{O}}=1.4 \mathrm{Vp}, \mathrm{R}_{\mathrm{L}}=150 \Omega$ | 0.01 |  |  |  | deg | typ | C |
|  | $\mathrm{R}_{\mathrm{L}}=37.5 \Omega$ | 0.05 |  |  |  | deg | typ | C |
|  | Input Referred, $f=5 \mathrm{MHz}$, All Hostile | -55 |  |  |  | dBc | typ | C |
| DC PERFORMANCE ${ }^{(4)}$ |  |  |  |  |  |  |  |  |
| Open-Loop Transimpedance Gain ( $\mathrm{Z}_{\mathrm{OL}}$ ) | $\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \Omega$ | 225 | 125 | 110 | 100 | $\mathrm{k} \Omega$ | min | A |
| Input Offset Voltage | $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}$ | $\pm 0.8$ | $\pm 3$ | $\pm 3.7$ | $\pm 4.3$ | mV | max | A |
| Average Offset Voltage Drift | $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}$ |  |  | $\pm 12$ | $\pm 20$ | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ | max | B |
| Noninverting Input Bias Current | $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}$ | +15 | +35 | +43 | +45 | $\mu \mathrm{A}$ | max | A |
| Average Noninverting Input Bias Current | Drift $\quad \mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}$ |  |  | -300 | -300 | $n A /{ }^{\circ} \mathrm{C}$ | max | B |
| Inverting Input Bias Current \| | $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}$ | $\pm 5$ | $\pm 25$ | $\pm 30$ | $\pm 40$ | $\mu \mathrm{A}$ | max | A |
| Average Inverting Input Bias Current Drift | $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}$ |  |  | $\pm 90$ | $\pm 200$ | $n A^{\circ} / \mathrm{C}$ | $\max$ | B |
| INPUT |  |  |  |  |  |  |  |  |
| Common-Mode Input Range ${ }^{(5)}$ |  | $\pm 3.5$ | $\pm 3.4$ | $\pm 3.3$ | $\pm 3.2$ | V | min | A |
| Common-Mode Rejection (CMRR) | $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}$ | 56 | 52 | 51 | 50 | dB | min | A |
| Noninverting Input Impedance |  | 100 \|| 2 |  |  |  | $\mathrm{k} \Omega \\| \mathrm{pF}$ | typ | C |
| Inverting Input Resistance ( $\mathrm{R}_{1}$ ) | Open Loop | 37 |  |  |  | $\Omega$ | typ | C |
| OUTPUT |  |  |  |  |  |  |  |  |
| Voltage Output Swing | No Load | $\pm 4.0$ | $\pm 3.8$ | $\pm 3.7$ | $\pm 3.6$ | V | min | A |
|  | $\mathrm{R}_{\mathrm{L}}=100 \Omega$ | $\pm 3.9$ | $\pm 3.7$ | $\pm 3.6$ | $\pm 3.3$ | V | min | A |
| Current Output, Sourcing | $\mathrm{V}_{\mathrm{O}}=0$ | +190 | +160 | +140 | +100 | mA | min | A |
| Current Output, Sinking | $\mathrm{V}_{\mathrm{O}}=0$ | -190 | -160 | -140 | -100 | mA | min | A |
| Short-Circuit Current | $\mathrm{V}_{\mathrm{O}}=0$ | $\pm 250$ |  |  |  | mA | typ | C |
| Closed-Loop Output Impedance | $G=+2, \mathfrak{f}=100 \mathrm{kHz}$ | 0.03 |  |  |  | $\Omega$ | typ | C |
| DISABLE (Disabled LOW) |  |  |  |  |  |  |  |  |
| Power-Down Supply Current ( $+\mathrm{V}_{\mathrm{S}}$ ) | $\mathrm{V}_{\overline{\text { DIS }}}=0$, All Channels | -450 | -900 | -1050 | -1200 | $\mu \mathrm{A}$ | max | A |
|  |  | 100 |  |  |  | ns | typ | C |
| Enable Time |  | 25 |  |  |  | ns | typ | C |
| Off Isolation | $\mathrm{G}=+2,5 \mathrm{MHz}$ | 70 |  |  |  | dB | typ | C |
| Output Capacitance in Disable |  | 4 |  |  |  | pF | typ | C |
| Turn On Glitch | $\mathrm{G}=+2, \mathrm{R}_{\mathrm{L}}=150 \Omega, \mathrm{~V}_{\mathrm{IN}}=0$ | $\pm 50$ |  |  |  | mV | typ | C |
| Turn Off Glitch | $G=+2, R_{L}=150 \Omega, V_{I N}=0$ | $\pm 20$ |  |  |  | mV | typ | C |
| Enable Voltage |  | 3.3 | 3.5 | 3.6 | 3.7 | V | min | A |
| Disable Voltage |  | 1.8 | 1.7 | 1.6 | 1.5 | V | max | A |
| Control Pin Input Bias Current ( $\overline{\mathrm{DIS}}$ ) | $\mathrm{V}_{\overline{\mathrm{DIS}}}=0$, Each Channel | 75 | 130 | 150 | 160 | $\mu \mathrm{A}$ | max | A |
| POWER SUPPLY |  |  |  |  |  |  |  |  |
| Specified Operating Voltage |  | $\pm 5$ |  |  |  | V | typ | C |
| Maximum Operating Voltage Range |  |  | $\pm 6$ | $\pm 6$ | $\pm 6$ | V | max | A |
| Max Quiescent Current (3 Channels) | $\mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}$ | 15.3 | 15.9 | 16.5 | 17.1 | mA | max | A |
| Min Quiescent Current (3 Channels) Power-Supply Rejection Ratio (-PSRR) | $\mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}$ | 15.3 | 14.7 | 14.1 | 13.5 | mA | min | A |
|  | Input Referred | 58 | 52 | 50 | 49 | dB | min | A |
|  |  |  |  |  |  |  |  |  |
| TEMPERATURE RANGE |  | -40 to +85 |  |  |  | ${ }^{\circ} \mathrm{C}$ | typ | C |
| Thermal Resistance, $\theta_{\mathrm{JA}}$ |  |  |  |  |  |  |  |  |
| DBQ SSOP-16 |  | 100 |  |  |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | typ | C |
| D SO-16 |  | 100 |  |  |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | typ | C |

NOTES: (1) Test Levels: (A) $100 \%$ tested at $25^{\circ} \mathrm{C}$. Over temperature limits by characterization and simulation. (B) Limits set by characterization and simulation. (C) Typical value only for information. (2) Junction temperature = ambient for $25^{\circ} \mathrm{C}$ specifications. (3) Junction temperature = ambient at low temperature limit: Junction temperature $=$ ambient $+15^{\circ} \mathrm{C}$ at high temperature limit for over temperature specifications. (4) Current is considered positive out-of-node. $\mathrm{V}_{\mathrm{CM}}$ is the input commonmode voltage. (5) Tested $<3 \mathrm{~dB}$ below minimum specified CMRR at $\pm$ CMIR limits.

## ELECTRICAL CHARACTERISTICS: $\mathrm{V}_{\mathrm{S}}=+5 \mathrm{~V}$

$R_{F}=499 \Omega, R_{L}=100 \Omega$ to $V_{S} / 2, G=+2$, (see Figure 2 for AC performance only), unless otherwise noted.

| PARAMETER | CONDITIONS | OPA3691ID, IDBQ |  |  |  |  |  | $\begin{array}{\|c\|} \hline \text { TEST } \\ \text { LEVEL(1) } \end{array}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | TYP |  | /MAX O | ER TEMP | RATURE |  |  |
|  |  | $+25^{\circ} \mathrm{C}$ | $+25^{\circ} \mathrm{C}^{(2)}$ | $\begin{gathered} 0^{\circ} \mathrm{C} \text { to } \\ 70^{\circ} \mathrm{C}^{(3)} \end{gathered}$ | $\begin{aligned} & -40^{\circ} \mathrm{C} \text { to } \\ & +85^{\circ} \mathrm{C}(3) \end{aligned}$ | UNITS | MIN/ MAX |  |
| AC PERFORMANCE (see Figure 2) <br> Small-Signal Bandwidth ( $\mathrm{V}_{\mathrm{O}}=0.5 \mathrm{Vp}-\mathrm{p}$ ) |  |  |  |  |  |  |  |  |
|  | $\mathrm{G}=+1, \mathrm{R}_{\mathrm{F}}=549 \Omega$ | 250 |  |  |  | MHz | typ | C |
|  | $\mathrm{G}=+2, \mathrm{R}_{\mathrm{F}}=499 \Omega$ | 230 |  |  |  | MHz | typ | C |
|  | $\mathrm{G}=+5, \mathrm{R}_{\mathrm{F}}=365 \Omega$ | 215 |  |  |  | MHz | typ | C |
|  | $\mathrm{G}=+10, \mathrm{R}_{\mathrm{F}}=182 \Omega$ | 171 |  |  |  | MHz | typ | C |
| Bandwidth for 0.1 dB Gain Flatness | $\mathrm{G}=+2, \mathrm{~V}_{\mathrm{O}}<0.5 \mathrm{Vp}-\mathrm{p}$ | 35 |  |  |  | MHz | typ | C |
| Peaking at a Gain of +1 | $\mathrm{R}_{\mathrm{F}}=649 \Omega, \mathrm{~V}_{\mathrm{O}}<0.5 \mathrm{Vp}-\mathrm{p}$ | 0.4 |  |  |  | dB | typ | C |
| Large Signal Bandwidth | $\mathrm{G}=+2, \mathrm{~V}_{\mathrm{O}}=2 \mathrm{Vp}-\mathrm{p}$ | 300 |  |  |  | MHz | typ | C |
| Slew Rate | $\mathrm{G}=+2,2 \mathrm{~V}$ Step | 850 |  |  |  | V/us | typ | C |
| Rise-and-Fall Time | $\mathrm{G}=+2, \mathrm{~V}_{\mathrm{O}}=0.5 \mathrm{~V}$ Step | 1.5 |  |  |  | ns | typ | C |
|  | $\mathrm{G}=+2, \mathrm{~V}_{\mathrm{O}}=2 \mathrm{~V}$ Step | 2.0 |  |  |  | ns | typ | C |
| Settling Time to 0.02\% | $\mathrm{G}=+2, \mathrm{~V}_{\mathrm{O}}=2 \mathrm{~V}$ Step | 16 |  |  |  | ns | typ | C |
| 0.1\% | $\mathrm{G}=+2, \mathrm{~V}_{\mathrm{O}}=2 \mathrm{~V}$ Step | 12 |  |  |  | ns | typ | C |
| Harmonic Distortion | $G=+2, f=5 M H z, V_{O}=2 V p-p$ |  |  |  |  |  |  |  |
| 2nd Harmonic | $\mathrm{R}_{\mathrm{L}}=100 \Omega \text { to } \mathrm{V}_{\mathrm{S}} / 2$ | -68 |  |  |  | dBc | typ | C |
|  | $\mathrm{R}_{\mathrm{L}} \geq 500 \Omega$ to $\mathrm{V}_{\mathrm{S}} / 2$ | -75 |  |  |  | dBc | typ | C |
| 3rd Harmonic | $\mathrm{R}_{\mathrm{L}}=100 \Omega$ to $\mathrm{V}_{\mathrm{S}} / 2$ | -71 |  |  |  | dBc | typ | C |
|  | $\mathrm{R}_{\mathrm{L}} \geq 500 \Omega$ to $\mathrm{V}_{S} / 2$ | -79 |  |  |  | dBc | typ | C |
| Input Voltage Noise | $\mathrm{f}>1 \mathrm{MHz}$ | 2.2 |  |  |  | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ | typ | C |
| Noninverting Input Current Noise | $f>1 \mathrm{MHz}$ | 12 |  |  |  | $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ | typ | C |
| Inverting Input Current Noise | $\mathrm{f}>1 \mathrm{MHz}$ | 15 |  |  |  | $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ | typ | C |
| DC PERFORMANCE ${ }^{(4)}$ |  |  |  |  |  |  |  |  |
| Open-Loop Transimpedance Gain ( $\mathrm{Z}_{\mathrm{OL}}$ ) | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{S}} / 2, \mathrm{R}_{\mathrm{L}}=100 \Omega$ to $\mathrm{V}_{\mathrm{S}} / 2$ | 200 | 100 | 90 | 80 | $\mathrm{k} \Omega$ | min | A |
| Input Offset Voltage | $\mathrm{V}_{C M}=2.5 \mathrm{~V}$ | $\pm 0.8$ | $\pm 3.5$ | $\pm 4.1$ | $\pm 4.8$ | mV | max | A |
| Average Offset Voltage Drift | $\mathrm{V}_{\text {CM }}=2.5 \mathrm{~V}$ |  |  | $\pm 12$ | $\pm 20$ | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ | max | B |
| Noninverting Input Bias Current | $\mathrm{V}_{\text {CM }}=2.5 \mathrm{~V}$ | +20 | +40 | +46 | +56 | $\mu \mathrm{A}$ | max | A |
| Average Noninverting Input Bias Current | $\mathrm{V}_{\text {CM }}=2.5 \mathrm{~V}$ |  |  | -250 | -250 | $n A /{ }^{\circ} \mathrm{C}$ | max | B |
| Inverting Input Bias Current \| | $\mathrm{V}_{\mathrm{CM}}=2.5 \mathrm{~V}$ | $\pm 5$ | $\pm 20$ | $\pm 25$ | $\pm 35$ | $\mu \mathrm{A}$ | max | A |
| Average Inverting Input Bias Current Drift | $\mathrm{V}_{C M}=2.5 \mathrm{~V}$ |  |  | $\pm 112$ | $\pm 200$ | $n A /{ }^{\circ} \mathrm{C}$ | max | B |
|  |  |  |  |  |  |  |  |  |
| Least Positive Input Voltage ${ }^{(5)}$ |  | 1.5 | 1.6 | 1.7 | 1.8 | V | max | A |
| Most Positive Input Voltage ${ }^{(5)}$ |  | 3.5 | 3.4 | 3.3 | 3.2 | V | min | A |
| Common-Mode Rejection (CMRR) Noninverting Input Impedance | $\mathrm{V}_{\mathrm{CM}}=\mathrm{V}_{\mathrm{S}} / 2$ | 54 | 50 | 49 | 48 | dB | min | A |
| Noninverting Input ImpedanceInverting Input Resistance ( $\mathrm{R}_{1}$ ) |  | $100\|\mid 2$ |  |  |  | $\mathrm{k} \Omega \\| \mathrm{pF}$ | typ | C |
|  | Open Loop | 40 |  |  |  | $\Omega$ | typ | C |
| OUTPUT |  |  |  |  |  |  |  |  |
| Most Positive Output Voltage | No Load | 4 | 3.8 | 3.7 | 3.5 | V | min | A |
|  | $\mathrm{R}_{\mathrm{L}}=100 \Omega, 2.5 \mathrm{~V}$ | 3.9 | 3.7 | 3.6 | 3.4 | V | min | A |
| Least Positive Output Voltage | No Load | 1 | 1.2 | 1.3 | 1.5 | V | max | A |
|  | $\mathrm{R}_{\mathrm{L}}=100 \Omega, 2.5 \mathrm{~V}$ | 1.1 | 1.3 | 1.4 | 1.6 | V | max | A |
| Current Output, Sourcing | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{S}} / 2$ | +160 | +120 | +100 | +80 | mA | min | A |
| Current Output, SinkingShort-Circuit Current | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{S}} / 2$ | -160 | -120 | -100 | -80 | mA | min | A |
|  | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{S}} / 2$ | 250 |  |  |  | mA | typ | C |
| Closed-Loop Output Impedance | $\mathrm{G}=+2, \mathrm{f}=100 \mathrm{kHz}$ | 0.03 |  |  |  | $\Omega$ | typ | C |
|  |  |  |  |  |  |  |  |  |
| DISABLE (Disabled LOW) <br> Power-Down Supply Current (+ $\mathrm{V}_{\mathrm{S}}$ ) | $V_{\overline{\text { DIS }}}=0$, All Channels | -450 | -900 | -1050 | -1200 | $\mu \mathrm{A}$ | max | A |
| Disable Time |  | 100 |  |  |  | ns | typ | C |
| Enable Time |  | 25 |  |  |  | ns | typ | C |
| Off Isolation | $\mathrm{G}=+2,5 \mathrm{MHz}$ | 65 |  |  |  | dB | typ | C |
| Output Capacitance in Disable |  | 4 |  |  |  | pF | typ | C |
| Turn On Glitch | $\mathrm{G}=+2, \mathrm{R}_{\mathrm{L}}=150 \Omega, \mathrm{~V}_{\text {IN }}=\mathrm{V}_{\mathrm{S}} / 2$ | $\pm 50$ |  |  |  | mV | typ | C |
| Turn Off Glitch | $\mathrm{G}=+2, \mathrm{R}_{\mathrm{L}}=150 \Omega, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{S}} / 2$ | $\pm 20$ |  |  |  | mV | typ | C |
| Enable Voltage |  | 3.3 | 3.5 | 3.6 | 3.7 | V | min | A |
| Disable Voltage |  | 1.8 | 1.7 | 1.6 | 1.5 | V | max | A |
| Control Pin Input Bias Current ( $\overline{\mathrm{DIS}}$ ) | $\mathrm{V}_{\overline{\text { DIS }}}=0$, Each Channel | 75 | 130 | 150 | 160 | $\mu \mathrm{A}$ | typ | C |
| POWER SUPPLY |  |  |  |  |  |  |  |  |
| Specified Single-Supply Operating Voltage |  | 5 |  |  |  | V | typ | C |
| Maximum Single-Supply Operating Voltage |  |  | 12 | 12 | 12 | V | max | A |
| Max Quiescent Current (3 Channels) | $\mathrm{V}_{\mathrm{S}}=+5 \mathrm{~V}$ | 13.5 | 14.4 | 15.0 | 15.6 | mA | max | A |
| Min Quiescent Current (3 Channels) Power-Supply Rejection Ratio (+PSRR) | $\mathrm{V}_{\mathrm{S}}=+5 \mathrm{~V}$ | 13.5 | 12.3 | 12 | 11.4 | mA | min | A |
|  | Input Referred | 55 |  |  |  | dB | typ | C |
| TEMPERATURE RANGE |  |  |  |  |  |  |  |  |
| Specification: D, DBQ |  | -40 to +85 |  |  |  | ${ }^{\circ} \mathrm{C}$ | typ | C |
| Thermal Resistance, $\theta_{\mathrm{JA}}$ |  |  |  |  |  |  |  |  |
| DBQ SSOP-16 |  | 100 |  |  |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | typ | C |
| D SO-16 |  | 100 |  |  |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | typ | C |

NOTES: (1) Test Levels: (A) $100 \%$ tested at $25^{\circ} \mathrm{C}$. Over temperature limits by characterization and simulation. (B) Limits set by characterization and simulation. (C) Typical value only for information. (2) Junction temperature $=$ ambient for $25^{\circ} \mathrm{C}$ specifications. (3) Junction temperature = ambient at low temperature limit: Junction temperature $=$ ambient $+15^{\circ} \mathrm{C}$ at high temperature limit for over temperature specifications. (4) Current is considered positive out-of-node. $\mathrm{V}_{\mathrm{CM}}$ is the input commonmode voltage. (5) Tested < 3dB below minimum specified CMRR at $\pm$ CMIR limits.

DBQ (R-PDSO-G**)
24 PINS SHOWN


| PINS ** <br> DIM | 16 | 20 | 24 | 28 |
| :---: | :---: | :---: | :---: | :---: |
| A MAX | $\begin{aligned} & 0.197 \\ & (5,00) \end{aligned}$ | $\begin{aligned} & 0.344 \\ & (8,74) \end{aligned}$ | $\begin{aligned} & 0.344 \\ & (8,74) \end{aligned}$ | $\begin{aligned} & 0.394 \\ & (10,01) \end{aligned}$ |
| A MIN | $\begin{aligned} & 0.188 \\ & (4,78) \end{aligned}$ | $\begin{aligned} & 0.337 \\ & (8,56) \end{aligned}$ | $\begin{aligned} & 0.337 \\ & (8,56) \end{aligned}$ | $\begin{aligned} & 0.386 \\ & (9,80) \end{aligned}$ |

NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion not to exceed $0.006(0,15)$.
D. Falls within JEDEC MO-137

D (R-PDSO-G**)
PLASTIC SMALL-OUTLINE PACKAGE
8 PINS SHOWN


NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion, not to exceed $0.006(0,15)$.
D. Falls within JEDEC MS-012

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to Tl's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:<br>Texas Instruments<br>Post Office Box 655303<br>Dallas, Texas 75265

