

Dual D-type flip-flop with set and reset; positive-edge trigger

74LVC74A

FEATURES

- Wide supply voltage range of 1.2 V to 3.6 V
- In accordance with JEDEC standard no. 8-1A.
- Inputs accept voltages up to 5.5 V
- CMOS low power consumption
- Direct interface with TTL levels
- Output drive capability 50 Ω transmission lines @ 85°C

DESCRIPTION

The 74LVC74A is a high-performance, low-voltage Si-gate CMOS device and superior to most advanced CMOS compatible TTL families.

The 74LVC74A is a dual positive edge triggered, D-type flip-flop with individual data (D) inputs, clock (CP) inputs, set (S_D) and (\bar{R}_D) inputs; also complementary Q and \bar{Q} outputs.

The set and reset are asynchronous active LOW inputs and operate independently of the clock input. Information on the data input is transferred to the Q output on the LOW-to-HIGH transition of the clock pulse. The D inputs must be stable one set-up time prior to the LOW-to-HIGH clock transition, for predictable operation.

Schmitt-trigger action in all data inputs makes the circuit highly tolerant to slower clock rise and fall times.

QUICK REFERENCE DATA

GND = 0 V; $T_{amb} = 25^\circ\text{C}$; $t_r = t_f \leq 2.5 \text{ ns}$

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t_{PHL}/t_{PLH}	Propagation delay nCP to nQ, n \bar{Q} n \bar{S}_D to nQ, n \bar{Q} n \bar{R}_D to nQ, n \bar{Q}	$C_L = 50 \text{ pF}$; $V_{CC} = 3.3 \text{ V}$	3.6 3.5 3.5	ns
f_{max}	Maximum clock frequency		250	MHz
C_I	Input capacitance		5.0	pF
C_{PD}	Power dissipation capacitance per flip-flop	Notes NO TAG and NO TAG	30	pF

NOTES:

1. C_{PD} is used to determine the dynamic power dissipation (P_D in μW)
$$P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o) + \sum (V_o^2 / R_L) \times \text{duty factor LOW}, \text{ where:}$$

$$f_i = \text{input frequency in MHz}; C_L = \text{output load capacity in pF};$$


$$f_o = \text{output frequency in MHz}; V_{CC} = \text{supply voltage in V};$$

$$\sum (C_L \times V_{CC}^2 \times f_o) = \text{sum of the outputs}.$$
2. The condition is $V_I = \text{GND to } V_{CC}$.


ORDERING INFORMATION

PACKAGES	TEMPERATURE RANGE	OUTSIDE NORTH AMERICA	NORTH AMERICA	DWG NUMBER
14-Pin Plastic SO	-40°C to +85°C	74LVC74A D	74LVC74A D	SOT108-1
14-Pin Plastic SSOP Type II	-40°C to +85°C	74LVC74A DB	74LVC74A DB	SOT337-1
14-Pin Plastic TSSOP Type I	-40°C to +85°C	74LVC74A PW	74LVC74APW DH	SOT402-1

PIN CONFIGURATION



LOGIC SYMBOL (IEEE/IEC)




Dual D-type flip-flop with set and reset; positive-edge trigger

74LVC74A

PIN DESCRIPTION

PIN NUMBER	SYMBOL	NAME AND FUNCTION
1, 13	$1\bar{R}_D, 2\bar{R}_D$	Asynchronous reset-direct input (active LOW)
2, 12	1D, 2D	Data inputs
3, 11	1CP, 2CP	Clock input (LOW-to-HIGH, edge triggered)
4, 10	$1\bar{S}_D, 2\bar{S}_D$	Asynchronous set-direct input (active LOW)
5, 9	1Q, 2Q	True flip-flop outputs
6, 8	$1\bar{Q}, 2\bar{Q}$	Complement flip-flop outputs
7	GND	Ground (0 V)
14	V _{CC}	Positive supply voltage

LOGIC SYMBOL**FUNCTION TABLE**

INPUTS				OUTPUTS	
\bar{S}_D	\bar{R}_D	CP	D	Q	\bar{Q}
L	H	X	X	H	L
H	L	X	X	L	H
L	L	X	X	H	H

INPUTS				OUTPUTS	
\bar{S}_D	\bar{R}_D	CP	D	Q_{n+1}	\bar{Q}_{n+1}
H	H	↑	L	L	H
H	H	↑	H	H	L


NOTES:

H = HIGH voltage level

L = LOW voltage level

X = don't care


↑ = LOW-to-HIGH CP transition

 Q_{n+1} = state after the next LOW-to-HIGH CP transition**FUNCTIONAL DIAGRAM**

Dual D-type flip-flop with set and reset;
positive-edge trigger

74LVC74A

LOGIC DIAGRAM (ONE FLIP-FLOP)



SV00495

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	CONDITIONS	LIMITS		UNIT
			MIN	MAX	
V_{CC}	DC supply voltage (for max. speed performance)		2.7	3.6	V
	DC supply voltage (for low-voltage applications)		1.2	3.6	
V_I	DC input voltage range		0	5.5	V
V_O	DC output voltage range		0	V_{CC}	V
T_{amb}	Operating free-air temperature range		-40	+85	°C
t_r, t_f	Input rise and fall times	$V_{CC} = 1.2 \text{ to } 2.7\text{V}$ $V_{CC} = 2.7 \text{ to } 3.6\text{V}$	0 0	20 10	ns/V

ABSOLUTE MAXIMUM RATINGS NO TAG

In accordance with the Absolute Maximum Rating System (IEC 134)
Voltages are referenced to GND (ground = 0V)

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V_{CC}	DC supply voltage		-0.5 to +6.5	V
I_{IK}	DC input diode current	$V_I < 0$	-50	mA
V_I	DC input voltage	Note NO TAG	-0.5 to +5.5	V
I_{OK}	DC output diode current	$V_O > V_{CC}$ or $V_O < 0$	±50	mA
V_O	DC output voltage	Note NO TAG	-0.5 to $V_{CC} + 0.5$	V
I_O	DC output source or sink current	$V_O = 0$ to V_{CC}	±50	mA
I_{GND}, I_{CC}	DC V_{CC} or GND current		±100	mA
T_{stg}	Storage temperature range		-65 to +150	°C
P_{TOT}	Power dissipation per package			
	- plastic mini-pack (SO) - plastic shrink mini-pack (SSOP and TSSOP)	above +70°C derate linearly with 8 mW/K above +60°C derate linearly with 5.5 mW/K	500 500	mW

NOTES:

1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
2. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

Dual D-type flip-flop with set and reset;
positive-edge trigger

74LVC74A

DC ELECTRICAL CHARACTERISTICS

Over recommended operating conditions voltages are referenced to GND (ground = 0V)

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS			UNIT	
			Temp = -40°C to +85°C				
			MIN	TYP1	MAX		
V _{IH}	HIGH level Input voltage	V _{CC} = 1.2V	V _{CC}			V	
		V _{CC} = 2.7 to 3.6V	2.0				
V _{IL}	LOW level Input voltage	V _{CC} = 1.2V			GND	V	
		V _{CC} = 2.7 to 3.6V			0.8		
V _{OH}	HIGH level output voltage	V _{CC} = 2.7V; V _I = V _{IH} or V _{IL} ; I _O = -12mA	V _{CC} - 0.5			V	
		V _{CC} = 3.0V; V _I = V _{IH} or V _{IL} ; I _O = -100µA	V _{CC} - 0.2	V _{CC}			
		V _{CC} = 3.0V; V _I = V _{IH} or V _{IL} ; I _O = -18mA	V _{CC} - 0.6				
		V _{CC} = 3.0V; V _I = V _{IH} or V _{IL} ; I _O = -24mA	V _{CC} - 1.0				
V _{OL}	LOW level output voltage	V _{CC} = 2.7V; V _I = V _{IH} or V _{IL} ; I _O = 12mA			0.40	V	
		V _{CC} = 3.0V; V _I = V _{IH} or V _{IL} ; I _O = 100µA		GND	0.20		
		V _{CC} = 3.0V; V _I = V _{IH} or V _{IL} ; I _O = 24mA			0.55		
I _I	Input leakage current	V _{CC} = 3.6V; V _I = 5.5V or GND		±0.1	±5	µA	
I _{CC}	Quiescent supply current	V _{CC} = 3.6V; V _I = V _{CC} or GND; I _O = 0		0.1	10	µA	
ΔI _{CC}	Additional quiescent supply current per input pin	V _{CC} = 2.7V to 3.6V; V _I = V _{CC} - 0.6V; I _O = 0		5	500	µA	

NOTES:

- All typical values are at V_{CC} = 3.3V and T_{amb} = 25°C.

AC CHARACTERISTICSGND = 0 V; t_r = t_f ≤ 2.5 ns; C_L = 50 pF; R_L = 500Ω; T_{amb} = -40°C to +85°C

SYMBOL	PARAMETER	WAVEFORM	LIMITS					UNIT	
			V _{CC} = 3.3V ±0.3V			V _{CC} = 2.7V			
			MIN	TYP1	MAX	MIN	MAX		
t _{PHL} / t _{PLH}	Propagation delay nCP to nQ, n \bar{Q}	Figures 1, 3	1.5	3.6	5.2	—	6.0	ns	
	Propagation delay n \bar{S}_D to nQ, n \bar{Q}	Figures 2, 3	1.5	3.5	5.4	—	6.4	ns	
	Propagation delay n \bar{R}_D to nQ, n \bar{Q}	Figures 2, 3	1.5	3.5	5.4	—	6.4	ns	
t _W	Clock pulse width HIGH or LOW	Figure 1	3.3	1.3	—	—	—	ns	
	Set or reset pulse width LOW	Figure 2	3.3	1.7	—	—	—		
t _{rem}	Removal time set or reset	Figure 2	1	-3	—	—	—	ns	
t _{su}	Set-up time nD to nCP	Figure 1	2.0	0.8	—	—	—	ns	
t _h	Hold time nD to nCP	Figure 1	1	-0.7	—	—	—	ns	
f _{max}	Maximum clock pulse frequency	Figure 1	150	250	—	—	—	MHz	

NOTE:

- These typical values are at V_{CC} = 3.3V and T_{amb} = 25°C.


Dual D-type flip-flop with set and reset; positive-edge trigger

74LVC74A

AC WAVEFORMS

 $V_M = 1.5 \text{ V}$ at $V_{CC} \geq 2.7 \text{ V}$ $V_M = 0.5 \cdot V_{CC}$ at $V_{CC} < 2.7 \text{ V}$

V_{OL} and V_{OH} are the typical output voltage drop that occur with the output load.



NOTE: The shaded areas indicate when the inputs permitted to change for predictable output performance.

SV00489

Figure 1. Clock (nCP) to output (nQ, nQ̄) propagation delays, clock pulse width, nD to nCP set-up times, the nCP to nD hold times, output transition times and maximum clock pulse frequency.




Figure 2. Set ($n\bar{S}_D$) and reset ($n\bar{R}_D$) input to output (nQ , $n\bar{Q}$) propagation delays, the set and reset pulse widths and the $n\bar{R}_D$ to nCP removal time.

TEST CIRCUIT




Figure 3. Load circuitry for switching times.


SV00903

Dual D-type flip-flop with set and reset; positive-edge trigger

74LVC74A

SO14: plastic small outline package; 14 leads; body width 3.9 mm

SOT108-1

**DIMENSIONS (inch dimensions are derived from the original mm dimensions)**

UNIT	A max.	A ₁	A ₂	A ₃	b _p	c	D ⁽¹⁾	E ⁽¹⁾	e	H _E	L	L _p	Q	v	w	y	Z ⁽¹⁾	θ
mm	1.75 0.10	0.25 0.19	1.45 1.25	0.25	0.49 0.36	0.25 0.19	8.75 8.55	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8° 0°
inches	0.069 0.004	0.010 0.049	0.057 0.049	0.01	0.019 0.014	0.0100 0.0075	0.35 0.34	0.16 0.15	0.050	0.244 0.228	0.041	0.039 0.016	0.028 0.024	0.01	0.01	0.004	0.028 0.012	

Note

- Plastic or metal protrusions of 0.15 mm maximum per side are not included.


OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT108-1	076E06S	MS-012AB				95-01-29 97-05-22

Dual D-type flip-flop with set and reset;
positive-edge trigger

74LVC74A

SSOP14: plastic shrink small outline package; 14 leads; body width 5.3 mm

SOT337-1



DIMENSIONS (mm are the original dimensions)

UNIT	A max.	A ₁	A ₂	A ₃	b _p	c	D ⁽¹⁾	E ⁽¹⁾	e	H _E	L	L _p	Q	v	w	y	Z ⁽¹⁾	theta
mm	2.0	0.21 0.05	1.80 1.65	0.25	0.38 0.25	0.20 0.09	6.4 6.0	5.4 5.2	0.65	7.9 7.6	1.25	1.03 0.63	0.9 0.7	0.2	0.13	0.1	1.4 0.9	8° 0°

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.


OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT337-1		MO-150AB				-95-02-04 96-01-18

Dual D-type flip-flop with set and reset;
positive-edge trigger

74LVC74A

TSSOP14: plastic thin shrink small outline package; 14 leads; body width 4.4 mm

SOT402-1



DIMENSIONS (mm are the original dimensions)

UNIT	A max.	A ₁	A ₂	A ₃	b _p	c	D ⁽¹⁾	E ⁽²⁾	e	H _E	L	L _p	Q	v	w	y	Z ⁽¹⁾	θ
mm	1.10 0.05	0.15 0.080	0.95	0.25	0.30 0.19	0.2 0.1	5.1 4.9	4.5 4.3	0.65	6.6 6.2	1.0	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.72 0.38	8° 0°

Notes

- Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT402-1		MO-153				-94-07-12 95-04-04