

# 16-bit edge triggered D-type flip-flop with 5 Volt tolerant inputs/outputs (3-State)

**74LVC16374A/  
74LVCH16374A**

## FEATURES

- 5 volt tolerant inputs/outputs for interfacing with 5V logic
- Wide supply voltage range of 1.2 V to 3.6 V
- Complies with JEDEC standard no. 8-1A
- CMOS low power consumption
- MULTIBYTE™ flow-through standard pin-out architecture
- Low inductance multiple power and ground pins for minimum noise and ground bounce
- Direct interface with TTL levels
- All data inputs have bus hold (74LVCH16374A only)
- High impedance when  $V_{CC} = 0$

## DESCRIPTION


The 74LVC(H)16374A is a 16-bit edge-triggered flip-flop featuring separate D-type inputs for each flip-flop and 3-State outputs for bus oriented applications. The 74LVC16374A consists of 2 sections of eight edge-triggered flip-flops. A clock (CP) input and an output enable ( $\overline{OE}$ ) are provided for each octal. Inputs can be driven from either 3.3V or 5V devices. In 3-State operation, outputs can handle 5V. These features allow the use of these devices in a mixed 3.3V/5V environment.

The flip-flops will store the state of their individual D-inputs that meet the set-up and hold time requirements on the LOW-to-HIGH CP transition.

When  $\overline{OE}$  is LOW, the contents of the flip-flops are available at the outputs. When  $\overline{OE}$  is HIGH, the outputs go to the high impedance OFF-state. Operation of the  $\overline{OE}$  input does not affect the state of the flip-flops.

The 74LVCH16374A bus hold data inputs eliminates the need for external pull up resistors to hold unused inputs.

## PIN CONFIGURATION



SW00074

## QUICK REFERENCE DATA

GND = 0V;  $T_{amb} = 25^{\circ}\text{C}$ ;  $t_r = t_f \leq 2.5\text{ ns}$

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
$t_{PHL}/t_{PLH}$	Propagation delay Dn to Qn	$C_L = 50\text{pF}$ $V_{CC} = 3.3\text{V}$	3.8	ns
$f_{MAX}$	Maximum clock frequency		150	MHz
$C_I$	Input capacitance		5.0	pF
$C_{PD}$	Power dissipation capacitance per flip-flop	$V_{CC} = 3.3\text{V}^1$	30	pF

### NOTES:

1.  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in W):

$$P_D = C_{PD} \times V_{CC}^2 \times f_i + (C_L \times V_{CC}^2 \times f_o) \text{ where:}$$

$f_i$  = input frequency in MHz;  $C_L$  = output load capacity in pF;

$f_o$  = output frequency in MHz;  $V_{CC}$  = supply voltage in V;

$(C_L \times V_{CC}^2 \times f_o)$  = sum of outputs.

## ORDERING INFORMATION

PACKAGES	TEMPERATURE RANGE	OUTSIDE NORTH AMERICA	NORTH AMERICA	DWG NUMBER
48-Pin Plastic SSOP Type III	-40°C to +85°C	74LVC16374A DL	VC16374A DL	SOT370-1
48-Pin Plastic TSSOP Type II	-40°C to +85°C	74LVC16374A DGG	VC16374A DGG	SOT362-1
48-Pin Plastic SSOP Type III	-40°C to +85°C	74LVCH16374A DL	VCH16374A DL	SOT370-1
48-Pin Plastic TSSOP Type II	-40°C to +85°C	74LVCH16374A DGG	VCH16374A DGG	SOT362-1


# 16-bit edge triggered D-type flip-flop with 5 Volt tolerant inputs/outputs (3-State)

74LVC16374A/  
74LVCH16374A

## PIN DESCRIPTION


PIN NUMBER	SYMBOL	NAME AND FUNCTION
1	$1\bar{OE}$	Output enable input (active LOW)
2, 3, 5, 6, 8, 9, 11, 12	1Q0 to 1Q7	3-State flip-flop outputs
4, 10, 15, 21, 28, 34, 39, 45	GND	Ground (0V)
7, 18, 31, 42	$V_{CC}$	Positive supply voltage
13, 14, 16, 17, 19, 20, 22, 23	2Q0 to 2Q7	3-State flip-flop outputs
24	$2\bar{OE}$	Output enable input (active LOW)
25	2CP	Clock input
36, 35, 33, 32, 30, 29, 27, 26	2D0 to 2D7	Data inputs
47, 46, 44, 43, 41, 40, 38, 37	1D0 to 1D7	Data inputs
48	1CP	Clock input

## LOGIC SYMBOL



SW00075

## LOGIC DIAGRAM



SW00076

## FUNCTION TABLE

OPERATING MODES	INPUTS			INTERNAL FLIP-FLOPS	OUTPUTS
	$n\bar{OE}$	$nCP$	$nDx$		
Load and read register	L L		I h	L H	L H
Load register and disable outputs	H H		I h	L H	Z Z

H = HIGH voltage level

h = HIGH voltage level one set-up time prior to the HIGH-to-LOW LE transition

L = LOW voltage level

I = LOW voltage level one set-up time prior to the HIGH-to-LOW LE transition


Z = high impedance OFF-state

= LOW-to-HIGH CP transition

16-bit edge triggered D-type flip-flop with 5 Volt  
tolerant inputs/outputs (3-State)

74LVC16374A/  
74LVCH16374A

**LOGIC SYMBOL (IEEE/IEC)**



**RECOMMENDED OPERATING CONDITIONS**

SYMBOL	PARAMETER	CONDITIONS	LIMITS		UNIT
			MIN	MAX	
$V_{CC}$	DC supply voltage (for max. speed performance)		2.7	3.6	V
	DC supply voltage (for low-voltage applications)		1.2	3.6	
$V_I$	DC input voltage range		0	5.5	V
$V_O$	DC input voltage range; output HIGH or LOW state		0	$V_{CC}$	V
	DC output voltage range; output 3-State		0	5.5	
$T_{amb}$	Operating free-air temperature range		-40	+85	°C
$t_r, t_f$	Input rise and fall times	$V_{CC} = 1.2 \text{ to } 2.7V$ $V_{CC} = 2.7 \text{ to } 3.6V$	0	20	ns/V
			0	10	

16-bit edge triggered D-type flip-flop with 5 Volt  
tolerant inputs/outputs (3-State)

74LVC16374A/  
74LVCH16374A

## ABSOLUTE MAXIMUM RATINGS<sup>1</sup>

In accordance with the Absolute Maximum Rating System (IEC 134).  
Voltages are referenced to GND (ground = 0 V).

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
$V_{CC}$	DC supply voltage		-0.5 to +6.5	V
$I_{IK}$	DC input diode current	$V_I \leq 0$	-50	mA
$V_I$	DC input voltage	Note 2	-0.5 to +6.5	V
$I_{OK}$	DC output diode current	$V_O \leq V_{CC}$ or $V_O \geq 0$	" 50	mA
$V_O$	DC output voltage; output HIGH or LOW state	Note 2	-0.5 to $V_{CC} + 0.5$	V
	DC output voltage; output 3-State	Note 2	-0.5 to 6.5	
$I_O$	DC output source or sink current	$V_O = 0$ to $V_{CC}$	" 50	mA
$I_{GND}, I_{CC}$	DC $V_{CC}$ or GND current		" 100	mA
$T_{stg}$	Storage temperature range		-65 to +150	°C
$P_{TOT}$	Power dissipation per package – plastic mini-pack (SO)	above +70°C derate linearly with 8 mW/K	500	mW
	– plastic shrink mini-pack (SSOP and TSSOP)	above +60°C derate linearly with 5.5 mW/K	500	

### NOTES:

1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
2. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

# 16-bit edge triggered D-type flip-flop with 5 Volt tolerant inputs/outputs (3-State)

74LVC16374A/  
74LVCH16374A

## DC ELECTRICAL CHARACTERISTICS

Over recommended operating conditions voltages are referenced to GND (ground = 0V)

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS			UNIT	
			Temp = -40°C to +85°C				
			MIN	TYP <sup>1</sup>	MAX		
V <sub>IH</sub>	HIGH level Input voltage	V <sub>CC</sub> = 1.2V	V <sub>CC</sub>			V	
		V <sub>CC</sub> = 2.7 to 3.6V	2.0				
V <sub>IL</sub>	LOW level Input voltage	V <sub>CC</sub> = 1.2V			GND	V	
		V <sub>CC</sub> = 2.7 to 3.6V			0.8		
V <sub>OH</sub>	HIGH level output voltage	V <sub>CC</sub> = 2.7V; V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub> ; I <sub>O</sub> = -12mA	V <sub>CC</sub> *	0.5		V	
		V <sub>CC</sub> = 3.0V; V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub> ; I <sub>O</sub> = -100μA	V <sub>CC</sub> *	0.2	V <sub>CC</sub>		
		V <sub>CC</sub> = 3.0V; V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub> ; I <sub>O</sub> = -18mA	V <sub>CC</sub> *	0.6			
		V <sub>CC</sub> = 3.0V; V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub> ; I <sub>O</sub> = -24mA	V <sub>CC</sub> *	0.8			
V <sub>OL</sub>	LOW level output voltage	V <sub>CC</sub> = 2.7V; V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub> ; I <sub>O</sub> = 12mA			0.40	V	
		V <sub>CC</sub> = 3.0V; V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub> ; I <sub>O</sub> = 100μA			0.20		
		V <sub>CC</sub> = 3.0V; V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub> ; I <sub>O</sub> = 24mA			0.55		
I <sub>I</sub>	Input leakage current	V <sub>CC</sub> = 3.6V; V <sub>I</sub> = 5.5V or GND		" 0.1	" 5	μA	
I <sub>OZ</sub>	3-State output OFF-state current	V <sub>CC</sub> = 3.6V; V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub> ; V <sub>O</sub> = 5.5V or GND		0.1	" 10	μA	
I <sub>off</sub>	Power off leakage supply	V <sub>CC</sub> = 0.0V; V <sub>I</sub> or V <sub>O</sub> = 5.5V			" 10	μA	
I <sub>CC</sub>	Quiescent supply current	V <sub>CC</sub> = 3.6V; V <sub>I</sub> = V <sub>CC</sub> or GND; I <sub>O</sub> = 0		0.1	40	μA	
ΔI <sub>CC</sub>	Additional quiescent supply current per input pin	V <sub>CC</sub> = 2.7V to 3.6V; V <sub>I</sub> = V <sub>CC</sub> - 0.6V; I <sub>O</sub> = 0		5	500	μA	
I <sub>BHH</sub>	Bus hold HIGH sustaining current	V <sub>CC</sub> = 3.0V; V <sub>I</sub> = 2.0V <sup>2, 3, 4</sup>	-75			μA	
I <sub>BHLO</sub>	Bus hold LOW overdrive current	V <sub>CC</sub> = 3.6V <sup>2, 3, 5</sup>	500			μA	
I <sub>BHHO</sub>	Bus hold HIGH overdrive current	V <sub>CC</sub> = 3.6V <sup>2, 3, 5</sup>	-500			μA	

### NOTES:

1. All typical values are at V<sub>CC</sub> = 3.3V and T<sub>amb</sub> = 25°C.
2. Valid for data inputs of bus hold parts (LVCH16-A) only.
3. For data inputs only, control inputs do not have a bus hold circuit.
4. The specified sustaining current at the data input holds the input below the specified V<sub>I</sub> level.
5. The specified overdrive current at the data input forces the data input to the opposite logic input state.
6. For bus hold parts, the bus hold circuit is switched off when V<sub>I</sub> exceeds 5.5V on the input terminal.

# 16-bit edge triggered D-type flip-flop with 5 Volt tolerant inputs/outputs (3-State)

74LVC16374A/  
74LVCH16374A

## AC CHARACTERISTICS

$V_{CC} = 0V$ ;  $t_R = t_F = 2.5\text{ns}$ ;  $C_L = 50\text{pF}$ ;  $R_L = 500\Omega$ ;  $T_{amb} = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ .

SYMBOL	PARAMETER	WAVEFORM	LIMITS						UNIT
			$V_{CC} = 3.3V \pm 0.3V$			$V_{CC} = 2.7V$		$V_{CC} = 1.2V$	
			MIN	TYP <sup>1</sup>	MAX	MIN	MAX	MAX	
$t_{PHL}$ $t_{PLH}$	Propagation delay CP to Qn	1, 4	1.5	3.8	6.2	1.5	7.2	17	ns
$t_{PZH}$ $t_{PZL}$	3-State output enable time $\overline{OE}$ to Qn	2, 4	1.5	3.6	6.4	1.5	7.4	20	ns
$t_{PHZ}$ $t_{PLZ}$	3-State output disable time $\overline{OE}$ to Qn	2, 4	1.5	3.9	5.9	1.5	6.9	12	ns
$t_W$	CP pulse width HIGH or LOW	1	3.0	1.5	—	3.0	—	—	ns
$t_{su}$	Set-up time Dn to CP	3	2.0	0.3	—	2.0	—	—	ns
$t_h$	Hold time Dn to CP	3	1.5	-0.3	—	1.5	—	—	ns
$f_{max}$	Maximum clock pulse frequency	1	100	—	—	80	—	—	MHz

### NOTE:

1. All typical values are at  $V_{CC} = 3.3V$  and  $T_{amb} = 25^\circ\text{C}$ .


## AC WAVEFORMS

$V_M = 1.5V$  at  $V_{CC} \leq 2.7V$ ;  $V_M = 0.5 V_{CC}$  at  $V_{CC} \geq 2.7V$ .


$V_{OL}$  and  $V_{OH}$  are the typical output voltage drop that occur with the output load.

$V_X = V_{OL} + 0.3V$  at  $V_{CC} \leq 2.7V$ ;  $V_X = V_{OL} + 0.1 V_{CC}$  at  $V_{CC} \geq 2.7V$

$V_Y = V_{OH} - 0.3V$  at  $V_{CC} \leq 2.7V$ ;  $V_Y = V_{OH} - 0.1 V_{CC}$  at  $V_{CC} \geq 2.7V$



Waveform 1. Clock (CP) to output (Qn) propagation delays, the clock pulse width and the maximum clock pulse frequency




Waveform 2. 3-State enable and disable times

# 16-bit edge triggered D-type flip-flop with 5 Volt tolerant inputs/outputs (3-State)

74LVC16374A/  
74LVCH16374A


## AC WAVEFORMS (Continued)

$V_M = 1.5V$  at  $V_{CC} \leq 2.7V$ ;  $V_M = 0.5 V_{CC}$  at  $V_{CC} \geq 2.7V$ .  
 $V_{OL}$  and  $V_{OH}$  are the typical output voltage drop that occur with the output load.  
 $V_X = V_{OL} + 0.3V$  at  $V_{CC} \leq 2.7V$ ;  $V_X = V_{OL} + 0.1 V_{CC}$  at  $V_{CC} \geq 2.7V$   
 $V_Y = V_{OH} - 0.3V$  at  $V_{CC} \leq 2.7V$ ;  $V_Y = V_{OH} - 0.1 V_{CC}$  at  $V_{CC} \geq 2.7V$



Waveform 3. Data set-up and hold times for the Dn input to the CP input

## TEST CIRCUIT




Waveform 4. Load circuitry for switching times

16-bit edge triggered D-type flip-flop with 5 Volt  
tolerant inputs/outputs (3-State)

74LVC16374A/  
74LVCH16374A

SSOP48: plastic shrink small outline package; 48 leads; body width 7.5 mm

SOT370-1



DIMENSIONS (mm are the original dimensions)

UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	b <sub>p</sub>	c	D <sup>(1)</sup>	E <sup>(1)</sup>	e	H <sub>E</sub>	L	L <sub>p</sub>	Q	v	w	y	Z <sup>(1)</sup>	θ
mm	2.8	0.4	2.35	0.25	0.3	0.22	16.00	7.6	0.635	10.4	1.4	1.0	1.2	0.25	0.18	0.1	0.85	8°
		0.2	2.20	0.2	0.2	0.13	15.75	7.4		10.1	0.6	1.0	1.0				0.40	0°

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT370-1		MO-118AA				93-11-02 95-02-04

**16-bit edge triggered D-type flip-flop with 5 Volt  
tolerant inputs/outputs (3-State)****74LVC16374A/  
74LVCH16374A****TSSOP48: plastic thin shrink small outline package; 48 leads; body width 6.1mm****SOT362-1**